Search Results - "Proesel, Jonathan"
-
1
A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS
Published in IEEE journal of solid-state circuits (01-01-2020)“…This article describes a 128-Gb/s pulse amplitude-modulation 4-level (PAM-4) transmitter (TX) implemented in a 14-nm CMOS FinFET technology. Equalization is…”
Get full text
Journal Article -
2
A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET
Published in IEEE journal of solid-state circuits (01-12-2017)“…A 64-Gb/s high-sensitivity non-return to zero receiver (RX) data-path is demonstrated in the 14-nm-bulk FinFET CMOS technology. To achieve high sensitivity,…”
Get full text
Journal Article -
3
A 32 Gb/s, 4.7 pJ/bit Optical Link With −11.7 dBm Sensitivity in 14-nm FinFET CMOS
Published in IEEE journal of solid-state circuits (01-04-2018)“…This paper presents a 32 Gb/s non-return-to-zero optical link using 850-nm vertical-cavity surface-emitting laser-based multi-mode optics with 14-nm bulk…”
Get full text
Journal Article -
4
A 72-GS/s, 8-Bit DAC-Based Wireline Transmitter in 4-nm FinFET CMOS for 200+ Gb/s Serial Links
Published in IEEE journal of solid-state circuits (01-04-2023)“…This article details the design and measurement of a digital-to-analog converter (DAC)-based source-series terminated (SST) transmitter (TX) for wireline…”
Get full text
Journal Article -
5
Fine-Tuning of Mach-Zehnder Phase Using Low-Resolution Digital-to-Analog Converters
Published in IEEE photonics technology letters (01-10-2019)“…We present a novel approach for achieving fine phase-tuning control of a Mach-Zehnder interferometer-based photonic switch. We demonstrate the concept in a…”
Get full text
Journal Article -
6
A 25 Gb/s Burst-Mode Receiver for Low Latency Photonic Switch Networks
Published in IEEE journal of solid-state circuits (01-12-2015)“…We report a dc-coupled burst-mode (BM) receiver for optical links in a dynamically reconfigurable network. Through the introduction of interlocking search…”
Get full text
Journal Article -
7
Errata - Erratum to "A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS"
Published in IEEE journal of solid-state circuits (01-04-2020)“…In the above-named work, the photograph that appeared next to the author, Herschel A. Ainspan, was not an image of this author and was published in error. No…”
Get full text
Journal Article -
8
A 60-Gb/s 1.9-pJ/bit NRZ Optical Receiver With Low-Latency Digital CDR in 14-nm CMOS FinFET
Published in IEEE journal of solid-state circuits (01-04-2018)“…This paper presents an analysis on the loop dynamics of the digital clock and data recovery (CDR) circuits and the design details of a non-return to zero…”
Get full text
Journal Article -
9
Demonstration of Error-Free 32-Gb/s Operation From Monolithic CMOS Nanophotonic Transmitters
Published in IEEE photonics technology letters (01-07-2016)“…We present a monolithic CMOS-integrated nanophotonic transmitter with a link sensitivity comparable with a 25-Gb/s commercial reference transmitter. Our CMOS…”
Get full text
Journal Article -
10
SiGe-Driven Hybrid-Integrated Silicon Photonic Link Using Optical-Domain Equalization
Published in Journal of lightwave technology (01-01-2019)“…We report 50- and 60-Gb/s hybrid-integrated optical links in the O-band with CMOS photonic components driven by silicon-germanium ICs using optical-domain…”
Get full text
Journal Article -
11
Exploiting Combinatorial Redundancy for Offset Calibration in Flash ADCs
Published in IEEE journal of solid-state circuits (01-08-2011)“…Process variations in advanced CMOS nodes limit the benefits of scaling for analog designs. In the presence of increasing random intra-die variations, mismatch…”
Get full text
Journal Article Conference Proceeding -
12
An 8-bit 56GS/s 64x Time-Interleaved ADC with Bootstrapped Sampler and Class-AB Buffer in 4nm CMOS
Published in 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (12-06-2022)“…A 56 GS/s 8-bit asynchronous SAR ADC fabricated in 4nm CMOS technology is demonstrated. The 16x4 interleaved ADC uses a novel bootstrapping technique and a…”
Get full text
Conference Proceeding -
13
30-Gb/s 90-nm CMOS-driven equalized multimode optical link
Published in Optics express (06-05-2013)“…We report an 850-nm vertical cavity surface emitting laser (VCSEL)-based optical link that achieves a new record in speed. The laser driver and receiver ICs…”
Get full text
Journal Article -
14
Ultra-low-power 10 to 28.5 Gb/s CMOS-driven VCSEL-based optical links [Invited]
Published in Journal of optical communications and networking (01-11-2012)“…We report three 850 nm, vertical-cavity surface-emitting laser (VCSEL)-based optical links using 90 nm complementary metal-oxide-semiconductor (CMOS) circuits…”
Get full text
Journal Article -
15
A 71-Gb/s NRZ Modulated 850-nm VCSEL-Based Optical Link
Published in IEEE photonics technology letters (15-03-2015)“…We report error free (BER <; 10-12) operation of a directly non-return-to-zero modulated 850-nm vertical cavity surface-emitting laser (VCSEL) link operating…”
Get full text
Journal Article -
16
A 90nm CMOS integrated Nano-Photonics technology for 25Gbps WDM optical communications applications
Published in 2012 International Electron Devices Meeting (01-12-2012)“…The first sub-100nm technology that allows the monolithic integration of optical modulators and germanium photodetectors as features into a current 90nm base…”
Get full text
Conference Proceeding -
17
A 0.6-to-1V inverter-based 5-bit flash ADC in 90nm digital CMOS
Published in 2008 IEEE Custom Integrated Circuits Conference (01-09-2008)“…A 0.6-to-1 V inverter-based 5-bit flash ADC in 90 nm digital CMOS is presented. Single-ended comparators are formed using digital inverters and resistors. The…”
Get full text
Conference Proceeding -
18
Multi-Wavelength Optical Transceivers Integrated on Node (MOTION)
Published in 2019 Optical Fiber Communications Conference and Exhibition (OFC) (01-01-2019)“…We report on efforts to develop a high speed, low cost, low energy chip scale optical module for co-packaging on a first-level organic substrate for HPC and…”
Get full text
Conference Proceeding -
19
A Monolithically Integrated Silicon Photonics 8×8 Switch in 90nm SOI CMOS
Published in 2020 IEEE Symposium on VLSI Circuits (01-06-2020)“…This work presents the first fully packaged silicon photonics 8×8 switch with monolithically integrated electrical control circuits in 90nm SOI CMOS. The…”
Get full text
Conference Proceeding -
20
Automated Assembly of High Port Count Silicon Photonic Switches
Published in 2020 IEEE 70th Electronic Components and Technology Conference (ECTC) (01-06-2020)“…We describe the advancements made on the automated assembly of a highly integrated 8x8 photonic switch. This switch is designed for maximum efficiency but…”
Get full text
Conference Proceeding