Search Results - "Proceedings., Eighth University/Government/Industry Microelectronics Symposium"

Refine Results
  1. 1

    A numerical method to optimize collector grids by Annamalai, N.K., Blanchard, R.F., Bockman, J.F.

    “…A numerical method using a distributed network model and an evaluation scheme are proposed for solar cell grid optimization. It is noted that this method is…”
    Get full text
    Conference Proceeding
  2. 2

    Advanced semicustom design and fabrication at the Institute for Microelectronics Stuttgart by Beunder, M., Chen, G., Kernhof, J., Schau, M., Haas, W., Springer, R., Schwederski, T., Hoefflinger, B.

    “…The authors describe the development of the CMOS GATE FOREST design and fabrication environment. They discuss the advantages of a semicustom solution, the…”
    Get full text
    Conference Proceeding
  3. 3

    From CIF to chips by Chiang, R., Cohen, P.B.

    “…The Massachusetts Microelectronics Center (M/sup 2/C) was formed to enhance VLSI education in Massachusetts. Students enrolled in VLSI design courses can…”
    Get full text
    Conference Proceeding
  4. 4

    A hybrid 3 Gs/s, 6-bit digital to analog converter by Priatko, G.J., Thompson, B.L., Kaskey, J.A.

    “…A hybrid GaAs 3-gigasample-per-second (Gs/s) digital-to-analog converter (DAC) is presented. Five-bit 1-Gs/s operation and peak operating speeds of 3 Gs/s are…”
    Get full text
    Conference Proceeding
  5. 5

    Modeling the heterojunction bipolar transistor for integrated circuit simulation by Liou, J.J., Drafts, W., Yuan, J.

    “…Based on the concept of the conventional Gummel-Poon model for Si homojunction bipolar transistors, a comprehensive physics-based large signal heterojunction…”
    Get full text
    Conference Proceeding
  6. 6

    Care and feeding of a university cleanroom facility by Runkle, G.A., Blondell, S.P., Fuller, L.F., Lane, R.L., Pearson, R.E., Smith, B.W., Turkham, I.R., Hesler, K.H., Kurinec, S.K.

    “…The authors describe the systems that have been established for the operation of the microelectronics facility at the Rochester Institute of Technology…”
    Get full text
    Conference Proceeding
  7. 7

    A data-parallel integrated signal detection architecture by Wightman, C.W., Hubbard, A.E.

    “…The authors present the functional design of a signal preprocessing system which integrates analog signal preprocessing and digital postprocessing on a single…”
    Get full text
    Conference Proceeding
  8. 8

    Selection of analog simulation programs for the VLSI classroom by Hubbard, A.

    “…Various-sized PLA (programmable logic array) circuits were simulated using the programs SPICE2G6, RELAX2, and CAZM. Memory usage and CPU times for transient…”
    Get full text
    Conference Proceeding
  9. 9

    VLSI design methodologies for digital signal processing by Tenhunen, H., Vainio, O., Neuvo, Y.

    “…The authors describe the DSP-ASIC (digital signal processing-application specific integrated circuit) design approaches studied at the Tampere University of…”
    Get full text
    Conference Proceeding
  10. 10

    Polysilicon gate NMOS project for undergraduate laboratory by Lane, R.L., Price, D.T., Smith, B.W., Pearson, R.E., Turkman, I.R., Fuller, L.F.

    “…Several new processing capabilities have recently been commissioned in the RIT (Rochester Institute of Technology) microelectronic engineering laboratory…”
    Get full text
    Conference Proceeding
  11. 11

    A microelectronics research and education program for new large area electronic systems by Hatalis, M.K., Vincelette, S., Miller, F.C.

    “…A description is given of a research and education program initiated at Lehigh University to address some of the issues of emerging new large-area electronic…”
    Get full text
    Conference Proceeding
  12. 12

    VLSI education in Britain by Crow, A.M.

    “…The author details how industry and government in the UK have assisted in the development of new VLSI courses in British educational institutions. She first…”
    Get full text
    Conference Proceeding
  13. 13

    CMOS sensor interface for a robotics LAN by Carr, W.N., Kim, Y.B.

    “…The authors describe a CMOS design for interfacing low-level analog levels from sensors to a robotics network. This interface IC contains analog signal…”
    Get full text
    Conference Proceeding
  14. 14

    Implementation of the open laboratory policy at the US Army Electronics Technology and Devices Laboratory by Stern, R.A.

    “…During the past few years, the US Army Electronics Technology and Devices Laboratory (ETDL) initiated implementation of the Technology Transfer Act of 1986 by…”
    Get full text
    Conference Proceeding
  15. 15

    The Spanish national programme on microelectronics by Buxo, J., Serra, F., Huertas, J.L., Aguilo, J., Rodriguez-Vazquez, A., Lora-Tamayo, E., Rueda, A., Valderrama, E., Perez-Verdu, B.

    “…An overview of the steps taken by the Spanish government to incorporate microelectronics technology progressively into Spain's industrial products is given…”
    Get full text
    Conference Proceeding
  16. 16

    CAzM: university/industry collaboration in design software by Coughran, W.M., Erdman, D.J., Kenkel, S.W., Nifong, G.B., Rse, D.J., Subrahmanyan, R.

    “…A description is given of the CAzM (circuit analyzer with macromodeling) analog circuit simulator. The simulator is characterized by device independence,…”
    Get full text
    Conference Proceeding
  17. 17

    Leveraging external R&D funding: Harris Semiconductor's approach to university programs by Haycock, T.L.

    “…Harris Semiconductor has developed a comprehensive external R&D program of which university R&D plays a major role. The methods for selecting the right…”
    Get full text
    Conference Proceeding
  18. 18

    Enhancement of competence in microelectronics technology through incorporation of VLSI design and fabrication courses in engineering curriculum by Prasad, K.

    “…The offering of state-of-the-art courses in VLSI design and fabrication, especially at the undergraduate level, at ULowell (University of Lowell) is discussed…”
    Get full text
    Conference Proceeding
  19. 19

    A planar electrode array in standard CMOS technology by Hubbard, A.E., Houghton, B.P.

    “…The development of a cheap, useful electrode array chip for scientific and medical applications is discussed. The chip is targeted for an experimental…”
    Get full text
    Conference Proceeding
  20. 20

    Photolithographic laboratory instruction at Rochester Institute of Technology by Smith, B.W., Hesler, K.H., Fuller, L.F., Chomicz, T.

    “…Describes the topics covered by Microlithography I and II laboratories and the Advanced Microelectronic Chemistry Laboratory at the Rochester Institute of…”
    Get full text
    Conference Proceeding