Search Results - "Preusser, Thomas B."
-
1
Inference of quantized neural networks on heterogeneous all-programmable devices
Published in 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01-03-2018)“…Neural networks have established as a generic and powerful means to approach challenging problems such as image classification, object detection or decision…”
Get full text
Conference Proceeding -
2
Understanding and Fixing Complex Faults in Embedded Cyberphysical Systems
Published in Computer (Long Beach, Calif.) (01-01-2021)“…Embedded systems are becoming ubiquitous companions in all our lives. This article reviews the terminology and modern understanding of complex anomalies and…”
Get full text
Journal Article -
3
Putting Queens in Carry Chains, N o̱27
Published in Journal of signal processing systems (01-08-2017)“…The N-Queens Puzzle is a fascinating combinatorial problem. Up to now, the number of distinct valid placements of N non-attacking queens on a generalized N × N…”
Get full text
Journal Article -
4
Accelerating Computations on FPGA Carry Chains by Operand Compaction
Published in 2011 IEEE 20th Symposium on Computer Arithmetic (01-07-2011)“…This work describes the carry-compact addition (CCA), a novel addition scheme that allows the acceleration of carry-chain computations on contemporary FPGA…”
Get full text
Conference Proceeding -
5
Ready PCIe data streaming solutions for FPGAs
Published in 2014 24th International Conference on Field Programmable Logic and Applications (FPL) (01-09-2014)“…The PCIe attachment of FPGA accelerators within host workstations is convenient and offers a high-performance direct integration. FPGA-boards designed and…”
Get full text
Conference Proceeding -
6
Design Kernel Exploration Using QBF-Based Boolean Matching
Published in 2016 IEEE International Workshop on Signal Processing Systems (SiPS) (01-10-2016)“…The synthesis and mapping of user designs to configurable hardware is typically performed by heuristics. These approaches analyze the decomposability of the…”
Get full text
Conference Proceeding -
7
Everything You Always Wanted to Know About Embedded Trace
Published in Computer (Long Beach, Calif.) (01-02-2022)“…Decades of advances in computer architecture, software-intensive applications, and system integration have created significant challenges for embedded systems…”
Get full text
Journal Article -
8
An LZ77-style bit-level compression for trace data compaction
Published in 2015 25th International Conference on Field Programmable Logic and Applications (FPL) (01-09-2015)“…Online tracing is a powerful technique for monitoring and debugging embedded processors. The amount of data produced by tracing is enormous. Thus, an…”
Get full text
Conference Proceeding -
9
Putting Queens in Carry Chains, No̱27
Published in Journal of signal processing systems (2017)“…The N -Queens Puzzle is a fascinating combinatorial problem. Up to now, the number of distinct valid placements of N non-attacking queens on a generalized N ×…”
Get full text
Journal Article -
10
PoC-align: An open-source alignment accelerator using FPGAs
Published in 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14) (01-12-2014)“…The mapping of reads, i.e. short DNA base pair strings, to large genome databases has become a critical operation for genetic analysis and diagnosis. The…”
Get full text
Conference Proceeding -
11
FPGA-Specific Arithmetic Optimizations of Short-Latency Adders
Published in 2011 21st International Conference on Field Programmable Logic and Applications (01-09-2011)“…Integer addition is a pervasive operation in FPGA designs. The need for fast wide adders grows with the demand for large precisions as, for example, required…”
Get full text
Conference Proceeding -
12
Next-generation massively parallel short-read mapping on FPGAs
Published in ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors (01-09-2011)“…The mapping of DNA sequences to huge genome databases is an essential analysis task in modern molecular biology. Having linearized reference genomes available,…”
Get full text
Conference Proceeding -
13
Short-Read Mapping by a Systolic Custom FPGA Computation
Published in 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines (01-04-2012)“…The mapping of reads, i.e. short DNA base pair strings, to large genome databases has become a critical operation for genetic analysis and diagnosis. Although…”
Get full text
Conference Proceeding -
14
Weasel: A platform-independent streaming-optimized SATA controller
Published in 2013 23rd International Conference on Field programmable Logic and Applications (01-09-2013)“…Field-Programmable Gate Arrays, which are widely used as prototyping platforms, are intruding the domain of custom-specific high-performance hardware…”
Get full text
Conference Proceeding -
15
Secure, Real-Time and Multi-Threaded General-Purpose Embedded Java Microarchitecture
Published in 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007) (01-08-2007)“…This paper presents a novel implementation of an embedded Java microarchitecture for secure, real-time, and multi-threaded applications. A general-purpose…”
Get full text
Conference Proceeding -
16
Mapping basic prefix computations to fast carry-chain structures
Published in 2009 International Conference on Field Programmable Logic and Applications (01-08-2009)“…Carry chains are a standard feature of modern FPGA architectures. They enable compact, regular and yet very fast implementations of the binary word addition…”
Get full text
Conference Proceeding -
17
Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic
Published in 2017 IEEE International Conference on Computer Design (ICCD) (01-11-2017)“…Convolutional Neural Networks have dramatically improved in recent years, surpassing human accuracy on certain problems and performance exceeding that of…”
Get full text
Conference Proceeding -
18
Analysis of a Fully-Scalable Digital Fractional Clock Divider
Published in IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06) (01-09-2006)“…It was previously shown [5] that the BRESENHAM algorithm [2] is well-suited for digital fractional clock generation. Specifically, it proved to be the optimal…”
Get full text
Conference Proceeding -
19
Generic and Universal Parallel Matrix Summation with a Flexible Compression Goal for Xilinx FPGAs
Published 21-06-2018“…Bit matrix compression is a highly relevant operation in computer arithmetic. Essentially being a multi-operand addition, it is the key operation behind fast…”
Get full text
Journal Article -
20
QBM - Mapping User-Specified Functions to Programmable Logic through a QBF Satisfiability Problem
Published 06-01-2018“…This is a brief overview on the background behind the test set formulas generated by the QBM tool. After establishing its application context, its formal…”
Get full text
Journal Article