Search Results - "Pirsch, P."
-
1
VLSI architectures for video compression-a survey
Published in Proceedings of the IEEE (01-02-1995)“…The paper presents an overview on architectures for VLSI implementations of video compression schemes as specified by standardization committees of the ITU and…”
Get full text
Journal Article -
2
EVALUATION OF PENALTY FUNCTIONS FOR SEMI-GLOBAL MATCHING COST AGGREGATION
Published in International archives of the photogrammetry, remote sensing and spatial information sciences. (23-07-2012)“…The stereo matching method semi-global matching (SGM) relies on consistency constraints during the cost aggregation which are enforced by so-called penalty…”
Get full text
Journal Article -
3
Hardware-Abbildung eines videobasierten Verfahrens zur echtzeitfähigen Auswertung von Winkelhistogrammen auf eine modulare Coprozessor-Architektur
Published in Advances in radio science (01-10-2010)“…Dieser Beitrag behandelt die Abbildung eines videobasierten Verfahrens zur echtzeitfähigen Auswertung von Winkelhistogrammen auf eine modulare…”
Get full text
Journal Article -
4
Multicore system-on-chip architecture for MPEG-4 streaming video
Published in IEEE transactions on circuits and systems for video technology (01-08-2002)“…The newly defined MPEG-4 Advanced Simple (AS) profile delivers single-layered streaming video in digital television (DTV) quality in the promising 1-2 Mbit/s…”
Get full text
Journal Article -
5
VLSI implementations of image and video multimedia processing systems
Published in IEEE transactions on circuits and systems for video technology (01-11-1998)“…An overview of very large scale integrated (VLSI) implementations of multimedia processing systems is given with particular emphasis on architectures for image…”
Get full text
Journal Article -
6
Hardware-Abbildung eines videobasierten Verfahrens zur echtzeitfähigen Auswertung von Winkelhistogrammen auf eine modulare Coprozessor-Architektur
Published in Advances in radio science (01-10-2010)“…Dieser Beitrag behandelt die Abbildung eines videobasierten Verfahrens zur echtzeitfähigen Auswertung von Winkelhistogrammen auf eine modulare…”
Get full text
Journal Article -
7
Advances in picture coding
Published in Proceedings of the IEEE (01-01-1985)“…This paper presents a review of the advances in digital coding of video signals during the last four years. Displacement estimation algorithms for coding…”
Get full text
Journal Article -
8
A 1.3-GOPS parallel DSP for high-performance image-processing applications
Published in IEEE journal of solid-state circuits (01-07-2000)“…A programmable digital signal processor (DSP) for real-time image processing is presented that combines the concepts of single-instruction multiple-data (SIMD)…”
Get full text
Journal Article -
9
An SoC with two multimedia DSPs and a RISC core for video compression applications
Published in 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) (2004)“…An SoC is comprised of a 16-way SIMD DSP core with a 2D matrix memory, a 64b VLIW DSP core with subword parallelism, and a 32b RISC core. The 81mm/sup 2/ chip…”
Get full text
Conference Proceeding -
10
Architectures for multimedia signal processing
Published in 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) (1999)“…Architectural concepts are presented aimed at future multimedia processing schemes. Starting from an analysis of current and future multimedia applications,…”
Get full text
Conference Proceeding -
11
A video signal processor for MIMD multiprocessing
Published in Annual ACM IEEE Design Automation Conference: Proceedings of the 35th annual conference on Design automation; 15-19 June 1998 (01-01-1998)“…The video signal processor AxPe1280V has been developed forimplementation of different video coding applications accordingto standards like ITU-T H.261/H.263,…”
Get full text
Conference Proceeding -
12
HiBRID-SoC: a multi-core system-on-chip architecture for multimedia signal processing applications
Published in 2003 Design, Automation and Test in Europe Conference and Exhibition (2003)“…The HiBRID-SoC multi-core system-on-chip targets a wide range of application fields with particularly high processing demands, including general signal…”
Get full text
Conference Proceeding -
13
Multiprocessor performance for real-time processing of video coding applications
Published in IEEE transactions on circuits and systems for video technology (01-06-1992)“…The authors discuss the performance of multiprocessor architectures to be applied for video coding algorithms. SIMD, SIMD cluster, and MIMD architectures are…”
Get full text
Journal Article -
14
Realization of a programmable parallel DSP for high performance image processing applications
Published in Annual ACM IEEE Design Automation Conference: Proceedings of the 35th annual conference on Design automation; 15-19 June 1998 (01-01-1998)“…Architecture and design of the HiPAR-DSP, a SIMD controlled signalprocessor with parallel data paths, VLIW and novel memory design.The processor architecture…”
Get full text
Conference Proceeding -
15
Synthetic aperture radar with backprojection: A scalable, platform independent architecture for exhaustive FPGA resource utilization
Published in 2014 International Radar Conference (01-10-2014)“…This paper introduces a resource-scalable FPGA architecture for backprojection-based stripmap SAR imaging. Low energy consumption and small system dimensions…”
Get full text
Conference Proceeding -
16
VLIW architecture optimization for an efficient computation of stereoscopic video applications
Published in The 2010 International Conference on Green Circuits and Systems (01-06-2010)“…This paper presents two new architecture optimizations to improve the processing performance of video applications with a high degree of data parallelism in…”
Get full text
Conference Proceeding -
17
Design of a DPCM codec for VLSI realization in CMOS technology
Published in Proceedings of the IEEE (01-01-1985)“…Current perspectives on broad-band communication services have made the realization of a DPCM system for video coding on a single integrated circuit…”
Get full text
Journal Article -
18
Implementation of a multiprocessor system with distributed embedded DRAM on a large area integrated circuit
Published in Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (2000)“…An architecture of a multiprocessor coding system suitable for large area integration has been developed. Application field is video coding according to the…”
Get full text
Conference Proceeding -
19
VLSI chip set for 2D HDTV subband filtering with on-chip line memories
Published in IEEE journal of solid-state circuits (01-12-1993)“…A chip set for 2D subband filtering of HDTV signals has been designed, fabricated and successfully tested. The two chips perform 10*14 quadrature mirror…”
Get full text
Journal Article -
20
Adaptive intra-interframe DPCM coder
Published in Bell System Technical Journal (06-05-1982)“…Adaptive prediction schemes provide lower transmission rates than those obtained by simple previous frame prediction. In this paper, we measure the entropy of…”
Get full text
Journal Article