Search Results - "Pileggi, L.T."
-
1
Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS
Published in Proceedings of the IEEE (01-02-2008)“…Well-designed circuits are one key ldquoinsulatingrdquo layer between the increasingly unruly behavior of scaled complementary metal-oxide-semiconductor…”
Get full text
Journal Article -
2
IC thermal simulation and modeling via efficient multigrid-based approaches
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-09-2006)“…The ever-increasing power consumption and packaging density of integrated systems creates on-chip temperatures and gradients that can have a substantial impact…”
Get full text
Journal Article -
3
Compact reduced-order modeling of weakly nonlinear analog and RF circuits
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-02-2005)“…A compact nonlinear model order-reduction method (NORM) is presented that is applicable for time-invariant and periodically time-varying weakly nonlinear…”
Get full text
Journal Article -
4
Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-05-2009)“…Long design cycles due to the inability to predict silicon realities are a well-known problem that plagues analog/RF integrated circuit product development. As…”
Get full text
Journal Article -
5
Defining Statistical Timing Sensitivity for Logic Circuits With Large-Scale Process and Environmental Variations
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-06-2008)“…The large-scale process and environmental variations for today's nanoscale ICs require statistical approaches for timing analysis and optimization. In this…”
Get full text
Journal Article -
6
Efficient per-nonlinearity distortion analysis for analog and RF circuits
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-10-2003)“…An efficient distortion analysis methodology is presented for analog and RF circuits that utilizes linear-centric circuit models to generate individual…”
Get full text
Journal Article -
7
Metal-mask configurable RF front-end circuits
Published in IEEE journal of solid-state circuits (01-08-2004)“…This paper describes metal-mask configurable RF circuits using a base circuit fabric that can be configured for various wireless applications using only upper…”
Get full text
Journal Article -
8
TETA: transistor-level waveform evaluation for timing analysis
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-05-2002)“…Static timing analysis breaks down the longest path problem into waveform analysis of paths of logic stages that are comprised of nonlinear transistors and…”
Get full text
Journal Article -
9
Parasitics extraction with multipole refinement
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-02-2004)“…Modern chip design pushes the performance of a given technology to its limits, therefore, it is necessary to find increasingly more accurate models for…”
Get full text
Journal Article -
10
On-chip induction modeling: basics and advanced methods
Published in IEEE transactions on very large scale integration (VLSI) systems (01-12-2002)“…Modeling magnetic interactions for on-chip interconnect has become an issue of great interest for integrated circuit design in recent years. This paper…”
Get full text
Journal Article -
11
Global and local congestion optimization in technology mapping
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-04-2003)“…In this era of deep submicrometer technologies, interconnects are becoming increasingly important as their effects strongly impact the integrated circuit (IC)…”
Get full text
Journal Article -
12
PRIMA: passive reduced-order interconnect macromodeling algorithm
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-08-1998)“…This paper describes an algorithm for generating provably passive reduced-order N-port models for RLC interconnect circuits. It is demonstrated that, in…”
Get full text
Journal Article -
13
Transmission line synthesis via constrained multivariable optimization
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-01-1997)“…The design of system level interconnects to meet signal integrity objectives is a challenging problem. This paper formulates the transmission line synthesis…”
Get full text
Journal Article -
14
Asymptotic Probability Extraction for Nonnormal Performance Distributions
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-01-2007)“…While process variations are becoming more significant with each new IC technology generation, they are often modeled via linear regression models so that the…”
Get full text
Journal Article -
15
Quadratic Statistical MAX Approximation for Parametric Yield Estimation of Analog/RF Integrated Circuits
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-05-2008)“…In this paper, we propose an efficient numerical algorithm for estimating the parametric yield of analog/RF circuits, considering large-scale process…”
Get full text
Journal Article -
16
Robust Analog/RF Circuit Design With Projection-Based Performance Modeling
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-01-2007)“…In this paper, a robust analog design (ROAD) tool for post-tuning (i.e., locally optimizing) analog/RF circuits is proposed. Starting from an initial design…”
Get full text
Journal Article -
17
SRAM parametric failure analysis
Published in 2009 46th ACM/IEEE Design Automation Conference (26-07-2009)“…With aggressive technology scaling, SRAM design has been seriously challenged by the difficulties in analyzing rare failure events. In this paper we propose to…”
Get full text
Conference Proceeding -
18
A 0.6-to-1V inverter-based 5-bit flash ADC in 90nm digital CMOS
Published in 2008 IEEE Custom Integrated Circuits Conference (01-09-2008)“…A 0.6-to-1 V inverter-based 5-bit flash ADC in 90 nm digital CMOS is presented. Single-ended comparators are formed using digital inverters and resistors. The…”
Get full text
Conference Proceeding -
19
STAC: statistical timing analysis with correlation
Published in Proceedings of the 41st annual Design Automation Conference (07-06-2004)“…Current technology trends have led to the growing impact of both inter-die and intra-die process variations on circuit performance. While it is imperative to…”
Get full text
Conference Proceeding -
20
TACO: timing analysis with coupling
Published in Annual ACM IEEE Design Automation Conference: Proceedings of the 37th conference on Design automation; 05-09 June 2000 (01-01-2000)“…The impact of coupling capacitance on delay is usually estimated by scaling the coupling capacitances (often by a factor of 2) and modeling them as grounded…”
Get full text
Conference Proceeding