Search Results - "Pekmestzi, Kiamal"

Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers by Leon, Vasileios, Zervakis, Georgios, Soudris, Dimitrios, Pekmestzi, Kiamal

Get full text

DIRT latch: A novel low cost double node upset tolerant latch by Eftaxiopoulos, Nikolaos, Axelos, Nicholas, Pekmestzi, Kiamal

“…In this paper we propose the novel DIRT (Dual-input Inverter Radiation Tolerant) latch, a soft error tolerant latch that can mitigate both SNUs (Single Node…”
Get full text

A TensorFlow Extension Framework for Optimized Generation of Hardware CNN Inference Engines by Leon, Vasileios, Mouselinos, Spyridon, Koliogeorgi, Konstantina, Xydis, Sotirios, Soudris, Dimitrios, Pekmestzi, Kiamal

“…The workloads of Convolutional Neural Networks (CNNs) exhibit a streaming nature that makes them attractive for reconfigurable architectures such as the…”
Get full text

High Performance and Area Efficient Flexible DSP Datapath Synthesis by Xydis, S, Economakos, G, Soudris, D, Pekmestzi, K

“…This paper presents a new methodology for the synthesis of high performance flexible datapaths, targeting computationally intensive digital signal processing…”
Get full text

Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation by Zervakis, Georgios, Tsoumanis, Kostas, Xydis, Sotirios, Soudris, Dimitrios, Pekmestzi, Kiamal

“…Approximate computing has received significant attention as a promising strategy to decrease power consumption of inherently error tolerant applications. In…”
Get full text

Walking through the Energy-Error Pareto Frontier of Approximate Multipliers by Leon, Vasileios, Zervakis, Georgios, Xydis, Sotirios, Soudris, Dimitrios, Pekmestzi, Kiamal

“…In this article, we target approximate computing for arithmetic circuits, focusing on the most complex and power-hungry units: hardware multipliers. Driven by…”
Get full text

Multiplexer-based array multipliers by Pekmestzi, K.Z.

“…A new algorithm for the multiplication of two n-bit numbers based on the synchronous computation of the partial sums of the two operands is presented. The…”
Get full text

Multi-Level Approximate Accelerator Synthesis Under Voltage Island Constraints by Zervakis, Georgios, Xydis, Sotirios, Soudris, Dimitrios, Pekmestzi, Kiamal

“…Approximate computing forms a promising paradigm shift for energy efficient design by aggressively decreasing power consumption of inherently error-tolerant…”
Get full text

Efficient design of magnitude and 2's complement comparators by Ntouskas, Fotios, Efstathiou, Constantinos, Pekmestzi, Kiamal

“…Digital comparators are important arithmetic components used in digital systems to determine if two numbers are equal, or if one number is greater or less than…”
Get full text

An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator by Tsoumanis, Kostas, Xydis, Sotiris, Efstathiou, Constantinos, Moschopoulos, Nikos, Pekmestzi, Kiamal

“…Complex arithmetic operations are widely used in Digital Signal Processing (DSP) applications. In this work, we focus on optimizing the design of the fused…”
Get full text

VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits by Zervakis, Georgios, Ntouskas, Fotios, Xydis, Sotirios, Soudris, Dimitrios, Pekmestzi, Kiamal

“…Approximate computing emerges as a new design paradigm for generating energy-efficient computing systems. Voltage overscaling (VOS) forms a very promising…”
Get full text

Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers by Leon, Vasileios, Asimakopoulos, Konstantinos, Xydis, Sotirios, Soudris, Dimitrios, Pekmestzi, Kiamal

“…Approximate computing appears as an emerging and promising solution for energy-efficient system designs, exploiting the inherent error-tolerant nature of…”
Get full text

Low latency radiation tolerant self-repair reconfigurable SRAM architecture by Eftaxiopoulos, Nikolaos, Axelos, Nicholas, Pekmestzi, Kiamal

“…In this paper we present a low latency reconfigurable radiation tolerant memory architecture for mission-critical applications based on the RTSR (Radiation…”
Get full text

Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic by Tsoumanis, Kostas, Xydis, Sotirios, Zervakis, Georgios, Pekmestzi, Kiamal

“…Hardware acceleration has been proved an extremely promising implementation strategy for the digital signal processing (DSP) domain. Rather than adopting a…”
Get full text

A column parity based fault detection mechanism for FIFO buffers by Sideris, Isidoros, Pekmestzi, Kiamal

“…This paper presents a low cost fault detection mechanism for FIFO buffers. The scheme is based on column parity maintenance in a single register, which is…”
Get full text

Hybrid approximate multiplier architectures for improved power-accuracy trade-offs by Zervakis, Georgios, Xydis, Sotirios, Tsoumanis, Kostas, Soudris, Dimitrios, Pekmestzi, Kiamal

“…Approximate computing forms a promising design alternative for inherently error resilient applications, trading accuracy for power savings. In this paper, we…”
Get full text

Cost Effective Protection Techniques for TCAM Memory Arrays by Sideris, I., Pekmestzi, K.

“…This paper presents low cost techniques for error detection and correction in Ternary Content Addressable Memories (TCAMs). The techniques exploit the inherent…”
Get full text

Efficient Memory Repair Using Cache-Based Redundancy by Axelos, N., Pekmestzi, K., Gizopoulos, D.

“…In modern processes, conventional defect density and variability related yield losses are a major concern for the aggressive memory designs in integrated…”
Get full text

Efficient variability analysis of arithmetic units using linear regression techniques by Stamoulis, Dimitrios, Tsoumanis, Kostas, Rodopoulos, Dimitrios, Meyer, Brett H., Pekmestzi, Kiamal, Soudris, Dimitrios, Zilic, Zeljko

“…The performance of modern digital signal processing (DSP) systems is inherently affected by the variability tolerance of their main arithmetic units. As CMOS…”
Get full text

High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures by Xydis, S, Pekmestzi, K, Soudris, D, Economakos, G

“…As Very Large Scale Integration (VLSI) process technology continues to scale down transistor sizes, modern computing devices are becoming extremely complex. In…”
Get full text