Search Results - "Park, Suneui"
-
1
A −31dBc integrated-phase-noise 29GHz fractional-N frequency synthesizer supporting multiple frequency bands for backward-compatible 5G using a frequency doubler and injection-locked frequency multipliers
Published in 2018 IEEE International Solid - State Circuits Conference - (ISSCC) (01-02-2018)“…To address the increasing demand for high-bandwidth mobile communications, 5G technology is targeted to support data-rates up to 10Gb/s. To reach this goal,…”
Get full text
Conference Proceeding -
2
An extemal-capacitor-less low-dropout regulator with less than −36dB PSRR at all frequencies from 10kHz to 1GHz using an adaptive supply-ripple cancellation technique to the body-gate
Published in 2017 IEEE Custom Integrated Circuits Conference (CICC) (01-04-2017)“…An external capacitor-less low-dropout regulator (LDO) that provides high power-supply rejection ratio (PSRR) at all low-to-high frequencies was presented. The…”
Get full text
Conference Proceeding -
3
A 12.24-GHz MDLL With a 102-Multiplication Factor Using a Power-Gating-Based Ring Oscillator
Published in IEEE journal of solid-state circuits (01-08-2024)“…This work presents a multiplying delay-locked loop (MDLL) that can generate an ultralow jitter output signal, <inline-formula> <tex-math…”
Get full text
Journal Article -
4
An Ultra-Low Jitter, Low-Power, 102-GHz PLL Using a Power-Gating Injection-Locked Frequency Multiplier-Based Phase Detector
Published in IEEE journal of solid-state circuits (01-09-2022)“…This work presents an ultra-low jitter, direct <inline-formula> <tex-math notation="LaTeX">W </tex-math></inline-formula>-band phase-locked loop (PLL). Using…”
Get full text
Journal Article -
5
A Sub-100 fs-Jitter 8.16-GHz Ring-Oscillator-Based Power-Gating Injection-Locked Clock Multiplier With the Multiplication Factor of 68
Published in IEEE journal of solid-state circuits (01-01-2023)“…This work presents an ultralow-jitter ring-oscillator (RO)-based injection-locked clock multiplier (ILCM). Using the power-gating (PG) injection method that…”
Get full text
Journal Article -
6
A Low-Jitter Injection-Locked Multi-Frequency Generator Using Digitally Controlled Oscillators and Time-Interleaved Calibration
Published in IEEE journal of solid-state circuits (01-06-2019)“…This paper presents a low-jitter, injection-locked frequency generator that can provide multiple output frequencies concurrently. The injection-locked…”
Get full text
Journal Article -
7
An External Capacitorless Low-Dropout Regulator With High PSR at All Frequencies From 10 kHz to 1 GHz Using an Adaptive Supply-Ripple Cancellation Technique
Published in IEEE journal of solid-state circuits (01-09-2018)“…Herein is presented an external capacitorless low-dropout regulator (LDO) that provides high-power-supply rejection (PSR) at all low-to-high frequencies. The…”
Get full text
Journal Article -
8
An ultra-low phase noise all-digital multi-frequency generator using injection-locked DCOs and time-interleaved calibration
Published in 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC) (01-11-2017)“…This work presents an ultra-low phase noise and all-digital frequency generator, providing multiple output-frequencies. In a time-interleaved fashion, the…”
Get full text
Conference Proceeding -
9
A 0.1-1.5-GHz Wide Harmonic-Locking-Free Delay-Locked Loop Using an Exponential DAC
Published in IEEE microwave and wireless components letters (01-08-2019)“…This letter presents a delay-locked loop (DLL) that can have a wide harmonic-locking-free frequency range, by using a digital-to-analog converter-based…”
Get full text
Journal Article -
10
A 122fsrms-Jitter and −60dBc-Reference-Spur 12.24GHz MDLL with a 102 - Multiplication Factor Using a Power-Gating Technique
Published in 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (11-06-2023)“…This work presents a low-jitter and high-frequency ring-oscillator (RO)-based multiplying DLL (MDLL). To overcome the limit of conventional MDLLs that use a…”
Get full text
Conference Proceeding -
11
4.6 A 47\text}-Jitter and 26.6mW 103.5GHz PLL with Power-Gating Injection-Locked Frequency-Multiplier-Based Phase Detector and Extended Loop Bandwidth
Published in 2023 IEEE International Solid- State Circuits Conference (ISSCC) (19-02-2023)“…The W and D bands located at the lower boundary of the sub-THz spectrum are considered viable candidates for CMOS-based wireless-communication systems to…”
Get full text
Conference Proceeding -
12
Sub-50-fs RMS Jitter, 103.5-GHz Fundamental-Sampling PLL With an Extended Loop Bandwidth
Published in IEEE solid-state circuits letters (01-01-2023)“…A sub-THz phase-locked loop (PLL) with a power-gating injection-locked frequency multiplier-based phase detector and extended loop bandwidth was designed to…”
Get full text
Journal Article -
13
A 97fsrms-Jitter and 68-Multiplication Factor, 8.16GHz Ring-Oscillator Injection-Locked Clock Multiplier with Power-Gating Injection-Locking and Background Multi-Functional Digital Calibrator
Published in 2022 IEEE International Solid- State Circuits Conference (ISSCC) (20-02-2022)“…To generate low-jitter, high-frequency signals with ring oscillators (ROs), injection-locked clock multipliers (ILCMs) are the most suitable architecture due…”
Get full text
Conference Proceeding -
14
23.4 An 82fsrms-Jitter and 22.5mW-Power, 102GHz W-Band PLL Using a Power-Gating Injection-Locked Frequency-Multiplier-Based Phase Detector in 65nm CMOS
Published in 2021 IEEE International Solid- State Circuits Conference (ISSCC) (13-02-2021)“…As the utilization of the mm-wave spectrum becomes active, designers' interests are shifting to even higher frequencies in the W-band. Given their potential…”
Get full text
Conference Proceeding -
15
An Ultra-Low Integrated-Phase-Noise 28-GHz LO Generator for 5G Transceivers Supporting Multiple Frequency Bands
Published in 2022 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT) (29-08-2022)“…This work presents a multi-band LO generator that concurrently can support existing cellular bands below 6 GHz and new millimeter-wave (mmW) bands for 5G…”
Get full text
Conference Proceeding -
16
An external-capacitor-less high-PSR low-dropout regulator using an adaptive supply-ripple cancellation technique to the body-gate
Published in 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC) (01-01-2018)“…This work presents an external-capacitor-less low-dropout regulator (LDO) that provides high power-supply rejection (PSR) at all low-to-high frequencies. Using…”
Get full text
Conference Proceeding