Search Results - "Pandya, Paritosh K."

Refine Results
  1. 1

    Specification and Optimal Reactive Synthesis of Run-time Enforcement Shields by Pandya, Paritosh K., Wakankar, Amol

    “…A system with sporadic errors (SSE) is a controller which produces high quality output but it may occasionally violate a critical requirement REQ(I,O). A…”
    Get full text
    Journal Article
  2. 2

    Two-variable logics with some betweenness relations: Expressiveness, satisfiability and membership by Andreas Krebs, Kamal Lodaya, Paritosh K. Pandya, Howard Straubing

    Published in Logical methods in computer science (01-09-2020)
    “…We study two extensions of FO2[<], first-order logic interpreted in finite words, in which formulas are restricted to use only two variables. We adjoin to this…”
    Get full text
    Journal Article
  3. 3

    Deterministic Temporal Logics and Interval Constraints by Lodaya, Kamal, Pandya, Paritosh K.

    “…In temporal logics, a central question is about the choice of modalities and their relative expressive power, in comparison to the complexity of decision…”
    Get full text
    Journal Article
  4. 4

    Specification and optimal reactive synthesis of run-time enforcement shields by Pandya, Paritosh K., Wakankar, Amol

    Published in Information and computation (01-05-2022)
    “…A run time enforcement shield is a controller which corrects the output O of a system with sporadic errors (SSE) so as to guarantee the invariance of a…”
    Get full text
    Journal Article
  5. 5

    Partially Punctual Metric Temporal Logic is Decidable by Madnani, Khushraj, Krishna, Shankara Narayanan, Pandya, Paritosh K.

    “…Metric Temporal Logic MTL[U I , S I ] is one of the most studied real time logics. It exhibits considerable diversity in expressiveness and decidability…”
    Get full text
    Conference Proceeding
  6. 6

    Specification and Optimal Reactive Synthesis of Run-time Enforcement Shields by Pandya, Paritosh K, Wakankar, Amol

    Published 17-09-2019
    “…EPTCS 305, 2019, pp. 91-106 A system with sporadic errors (SSE) is a controller which produces high quality output but it may occasionally violate a critical…”
    Get full text
    Journal Article
  7. 7

    Specification and Reactive Synthesis of Robust Controllers by Pandya, Paritosh K, Wakankar, Amol

    Published 27-05-2019
    “…This paper investigates the synthesis of robust controllers from logical specification of regular properties given in an interval temporal logic QDDC. Our…”
    Get full text
    Journal Article
  8. 8

    Satisfiability Checking of Multi-Variable TPTL with Unilateral Intervals Is PSPACE-Complete by Krishna, Shankara Narayanan, Madnani, Khushraj Nanik, Majumdar, Rupak, Pandya, Paritosh K

    Published 01-09-2023
    “…We investigate the decidability of the ${0,\infty}$ fragment of Timed Propositional Temporal Logic (TPTL). We show that the satisfiability checking of…”
    Get full text
    Journal Article
  9. 9

    Generalizing Non-Punctuality for Timed Temporal Logic with Freeze Quantifiers by Krishna, Shankara Narayanan, Madnani, Khushraj, MazoJr, Manuel, Pandya, Paritosh K

    Published 20-05-2021
    “…Metric Temporal Logic (MTL) and Timed Propositional Temporal Logic (TPTL) are prominent real-time extensions of Linear Temporal Logic (LTL). In general, the…”
    Get full text
    Journal Article
  10. 10

    DCSYNTH: Guided Reactive Synthesis with Soft Requirements by Wakankar, Amol, Pandya, Paritosh K, Matteplackel, Rajmohan

    Published 10-03-2019
    “…In reactive controller synthesis, a number of implementations (controllers) are possible for a given specification because of the incomplete nature of…”
    Get full text
    Journal Article
  11. 11

    Two-variable logics with some betweenness relations: Expressiveness, satisfiability and membership by Krebs, Andreas, Lodaya, Kamal, Pandya, Paritosh K, Straubing, Howard

    Published 07-09-2020
    “…Logical Methods in Computer Science, Volume 16, Issue 3 (September 8, 2020) lmcs:5206 We study two extensions of FO2[<], first-order logic interpreted in…”
    Get full text
    Journal Article
  12. 12

    Deterministic Temporal Logics and Interval Constraints by Lodaya, Kamal, Pandya, Paritosh K

    Published 07-03-2017
    “…EPTCS 243, 2017, pp. 23-40 In temporal logics, a central question is about the choice of modalities and their relative expressive power, in comparison to the…”
    Get full text
    Journal Article
  13. 13

    Logics Meet 2-Way 1-Clock Alternating Timed Automata by Krishna, Shankara Narayanan, Madnani, Khushraj Nanik, MazoJr, Manuel, Pandya, Paritosh K

    Published 27-07-2021
    “…In this paper, we study the extension of 1-clock Alternating Timed Automata (1-ATA) with the ability to read in both forward and backward direction, the 2-Way…”
    Get full text
    Journal Article
  14. 14

    DCSYNTH: Guided Reactive Synthesis with Soft Requirements for Robust Controller and Shield Synthesis by Wakankar, Amol, Pandya, Paritosh K, Matteplackel, Raj Mohan

    Published 06-11-2017
    “…DCSYNTH is a tool for the synthesis of controllers from safety and bounded liveness requirements given in interval temporal logic QDDC. It investigates the…”
    Get full text
    Journal Article
  15. 15

    Formalizing Timing Diagram Requirements in Discrete Duration Calulus by Matteplackel, Raj Mohan, Pandya, Paritosh K, Wakankar, Amol

    Published 12-05-2017
    “…Several temporal logics have been proposed to formalise timing diagram requirements over hardware and embedded controllers. These include LTL, discrete time…”
    Get full text
    Journal Article
  16. 16

    Deterministic Logics for UL by Pandya, Paritosh K, Shah, Simoni S

    Published 13-01-2014
    “…The class of Unambiguous Star-Free Regular Languages (UL) was defined by Schutzenberger as the class of languages defined by Unambiguous Polynomials. UL has…”
    Get full text
    Journal Article
  17. 17

    Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts by Mohalik, Swarup, Rajeev, A. C., Dixit, Manoj G., Ramesh, S., Suman, P. Vijay, Pandya, Paritosh K., Jiang, Shengbing

    “…End-to-end latency of messages is an important design parameter that needs to be within specified bounds for the correct functioning of distributed real-time…”
    Get full text
    Conference Proceeding
  18. 18

    The Unary Fragments of Metric Interval Temporal Logic: Bounded versus Lower bound Constraints (Full Version) by Pandya, Paritosh K, Shah, Simoni S

    Published 14-05-2013
    “…Proc. ATAV 2012, LNCS 7561, 2012. pp 77-91 We study two unary fragments of the well-known metric interval temporal logic MITL[U_I,S_I] that was originally…”
    Get full text
    Journal Article
  19. 19

    Finding Extremal Models of Discrete Duration Calculus formulae using Symbolic Search by Pandya, Paritosh K.

    “…QDDC is a logic for specifying quantitative timing aspects of synchronous programs. Properties such as worst-case response time and latency (when known) can be…”
    Get full text
    Journal Article
  20. 20

    Interval Duration Logic: Expressiveness and Decidability by Pandya, Paritosh K.

    “…We investigate a variant of dense-time Duration Calculus which permits model checking using timed/hybrid automata. We define a variant of the Duration…”
    Get full text
    Journal Article