Search Results - "PASSLACK, Matthias"

Refine Results
  1. 1

    Benchmarking of III-V n-MOSFET Maturity and Feasibility for Future CMOS by Doornbos, Gerben, Passlack, Matthias

    Published in IEEE electron device letters (01-10-2010)
    “…With the consideration of III-V channels for future CMOS, an urgent need for standard metrics to assess the maturity of III-V MOSFETs and to investigate their…”
    Get full text
    Journal Article
  2. 2

    Suitability Study of Oxide/Gallium Arsenide Interfaces for MOSFET Applications by Passlack, Matthias, Droopad, Ravi, Brammertz, Guy

    Published in IEEE transactions on electron devices (01-11-2010)
    “…The suitability of oxide/GaAs interfaces for MOSFET applications has been investigated. Electrical properties of Ga 2 O 3 /GaAs interfaces, dielectric stacks…”
    Get full text
    Journal Article
  3. 3

    A High-Performance InAs/GaSb Core-Shell Nanowire Line-Tunneling TFET: An Atomistic Mode-Space NEGF Study by Afzalian, Aryan, Doornbos, Gerben, Shen, Tzer-Min, Passlack, Matthias, Wu, Jeff

    “…Using a tight-binding mode-space NEGF technique, we explore the essential physics, design and performance potential of the III-V core-shell (CS) nanowire (NW)…”
    Get full text
    Journal Article
  4. 4

    Germanium p-Channel FinFET Fabricated by Aspect Ratio Trapping by van Dal, Mark J. H., Vellianitis, Georgios, Duriez, Blandine, Doornbos, Gerben, Chih-Hua Hsieh, Bi-Hui Lee, Kai-Min Yin, Passlack, Matthias, Diaz, Carlos H.

    Published in IEEE transactions on electron devices (01-02-2014)
    “…We report scaled Ge p-channel FinFETs fabricated on a 300-mm Si wafer using the aspect-ratio-trapping technique. For long-channel devices, a combination of a…”
    Get full text
    Journal Article
  5. 5

    Germanium n-Channel Planar FET and FinFET: Gate-Stack and Contact Optimization by van Dal, Mark J. H., Duriez, Blandine, Vellianitis, Georgios, Doornbos, Gerben, Passlack, Matthias, Yee-Chia Yeo, Diaz, Carlos H.

    Published in IEEE transactions on electron devices (01-11-2015)
    “…We demonstrate Ge enhancement-mode nMOS FinFETs fabricated on 300-mm Si wafers, incorporating an optimized gate-stack (interface trap density D it below 2 × 10…”
    Get full text
    Journal Article
  6. 6
  7. 7

    High-Performance InAs Gate-All-Around Nanowire MOSFETs on 300 mm Si Substrates by Doornbos, Gerben, Holland, Martin, Vellianitis, Georgios, Van Dal, Mark J. H., Duriez, Blandine, Oxland, Richard, Afzalian, Aryan, Ta-Kun Chen, Hsieh, Gordon, Passlack, Matthias, Yee-Chia Yeo

    “…We report on the first realization of InAs n-channel gate-all-around nanowire MOSFETs on 300 mm Si substrates using a fully very large-scale integration…”
    Get full text
    Journal Article
  8. 8

    Germanium-based transistors for future high performance and low power logic applications by Yee-Chia Yeo, Xiao Gong, van Dal, Mark J. H., Vellianitis, Georgios, Passlack, Matthias

    “…High mobility channel materials could replace strained Si to enhance speed performance and/or reduce power consumption in future transistors. Ge has the…”
    Get full text
    Conference Proceeding Journal Article
  9. 9
  10. 10
  11. 11
  12. 12

    Bandgap Extraction at 10 K to Enable Leakage Control in Carbon Nanotube MOSFETs by Lin, Qing, Pitner, Gregory, Gilardi, Carlo, Su, Sheng-Kai, Zhang, Zichen, Chen, Edward, Bandaru, Prabhakar, Kummel, Andrew, Wang, Han, Passlack, Matthias, Mitra, Subhasish, Wong, H.-S. Philip

    Published in IEEE electron device letters (01-03-2022)
    “…Carbon nanotube (CNT) transistors exemplify the fundamental tradeoff between desirable high mobility and undesirable leakage current due to the small effective…”
    Get full text
    Journal Article
  13. 13

    Measurement of Ferroelectric Properties of Nanometer Scaled Individual Metal/Hf0.5Zr0.5O2/Metal Capacitors by Huang, Fei, Passlack, Matthias, Liew, San Lin, Yu, Zhouchangwan, Lin, Qing, Babadi, Aein, Hou, Vincent D.-H., McIntyre, Paul C., Wong, S. Simon

    Published in IEEE electron device letters (01-02-2022)
    “…Ferroelectric properties of individual TiN/Hf 0.5 Zr 0.5 O 2 /TiN capacitors have been measured for technologically relevant areas as small as 60 nm…”
    Get full text
    Journal Article
  14. 14

    Thermodynamic and photochemical stability of low interface state density Ga2O3–GaAs structures fabricated by in   situ molecular beam epitaxy by Passlack, Matthias, Hong, Minghwei, Mannaerts, Joseph P., Opila, Robert L., Ren, Fan

    Published in Applied physics letters (15-07-1996)
    “…The thermodynamic and photochemical stability of Ga2O3–GaAs interfaces fabricated using in situ multiple-chamber molecular beam epitaxy has been investigated…”
    Get full text
    Journal Article
  15. 15
  16. 16
  17. 17
  18. 18

    Lifting the off-state bandgap limit in InAs channel metal-oxide-semiconductor heterostructures of nanometer dimensions by Passlack, Matthias, Wang, Shih-Wei, Doornbos, Gerben, Wang, Chien-Hsun, Contreras-Guerrero, Rocio, Edirisooriya, Madhavie, Rojas-Ramirez, Juan, Hsieh, Chih-Hua, Droopad, Ravi, Diaz, Carlos H.

    Published in Applied physics letters (02-06-2014)
    “…One of the major challenges of high mobility complementary metal-oxide-semiconductor (CMOS) circuits is to meet off-current requirements of <100 pA/μm for low…”
    Get full text
    Journal Article
  19. 19

    off-State Current Limits of Narrow Bandgap MOSFETs by Passlack, M.

    Published in IEEE transactions on electron devices (01-11-2006)
    “…OFF-state current limitations of two types of MOSFETs, namely 1) flatband-mode MOSFET and 2) inversion-mode MOSFET, with narrow bandgap channel materials such…”
    Get full text
    Journal Article
  20. 20

    Atomically flat and uniform relaxed III–V epitaxial films on silicon substrate for heterogeneous and hybrid integration by Holland, Martin, van Dal, Mark, Duriez, Blandine, Oxland, Richard, Vellianitis, Georgios, Doornbos, Gerben, Afzalian, Aryan, Chen, Ta-Kun, Hsieh, Chih-Hua, Ramvall, Peter, Vasen, Tim, Yeo, Yee-Chia, Passlack, Matthias

    Published in Scientific reports (07-11-2017)
    “…The integration of III-V semiconductors on silicon (Si) substrate has been an active field of research for more than 30 years. Various approaches have been…”
    Get full text
    Journal Article