Search Results - "Olsen, Jamieson"

Refine Results
  1. 1

    A New Scheme of Redundant Timing Crosschecking for Front-End Systems by Xu, Jingjing, Wu, Jinyuan, Liu, Ted, Olsen, Jamieson T., Sun, Quan

    Published in IEEE transactions on nuclear science (01-08-2021)
    “…In high-energy physics experiments, front-end (FE) digitization modules are usually driven by a common clock. At the front-end electronics and digitization…”
    Get full text
    Journal Article
  2. 2

    Multi-Vdd Design for Content Addressable Memories (CAM): A Power-Delay Optimization Analysis by Joshi, Siddhartha, Li, Dawei, Ogrenci-Memik, Seda, Deptuch, Grzegorz, Hoff, James, Jindariani, Sergo, Liu, Tiehui, Olsen, Jamieson, Tran, Nhan

    “…In this paper, we characterize the interplay between power consumption and performance of a matchline-based Content Addressable Memory and then propose the use…”
    Get full text
    Journal Article
  3. 3

    A Low-Power Time-to-Digital Converter for the CMS Endcap Timing Layer (ETL) Upgrade by Zhang, Wei, Sun, Hanhan, Edwards, Christopher, Gong, Datao, Huang, Xing, Liu, Chonghan, Liu, Tiankuan, Liu, Tiehui, Olsen, Jamieson, Sun, Quan, Sun, Xiangming, Wu, Jinyuan, Ye, Jingbo, Zhang, Li

    Published in IEEE transactions on nuclear science (01-08-2021)
    “…We present the design and test results of a time-to-digital-converter (TDC). The TDC will be a part of the readout Application-Specific Integrated Circuit…”
    Get full text
    Journal Article
  4. 4

    Performance Study of the First 2-D Prototype of Vertically Integrated Pattern Recognition Associative Memory by Deptuch, Gregory, Hoff, James, Jindariani, Sergo, Joshi, Siddhartha, Li, Dawei, Liu, Tiehui, Ogrenci-Memik, Seda, Olsen, Jamieson, Tran, Nhan

    Published in IEEE transactions on nuclear science (01-09-2020)
    “…Extremely fast pattern recognition capabilities are necessary to find and fit billions of tracks at the hardware trigger level produced every second…”
    Get full text
    Journal Article
  5. 5

    A content addressable memory with multi-Vdd scheme for low power tunable operation by Joshi, Siddhartha, Dawei Li, Ogrenci-Memik, Seda, Deptuch, Grzegorz, Hoff, James, Jindariani, Sergo, Tiehui Liu, Olsen, Jamieson, Nhan Tran

    “…This paper reports on a content addressable memory (CAM) employing a multi-Vdd scheme for low power pattern recognition applications. The complete design,…”
    Get full text
    Conference Proceeding
  6. 6

    Prototype performance studies of a full mesh ATCA-based general purpose data processing board by Okumura, Yasuyuki, Olsen, Jamieson, Liu, Tiehui Ted, Hang Yin

    “…High luminosity conditions at the LHC pose many unique challenges for potential silicon based track trigger systems. One of the major challenges is data…”
    Get full text
    Conference Proceeding
  7. 7

    ETROC1: The First Full Chain Precision Timing Prototype ASIC for CMS MTD Endcap Timing Layer Upgrade by Huang, Xing, Sun, Quan, Gong, Datao, Gwak, Piljun, Kim, Doyeong, Lee, Jongho, Liu, Chonghan, Liu, Tiankuan, Liu, Tiehui, Los, Sergey, Miryala, Sandeep, Nanda, Shirsendu, Olsen, Jamieson, Sun, Hanhan, Wu, Jinyuan, Ye, Jingbo, Ye, Zhenyu, Zhang, Li, Zhang, Wei

    Published 22-04-2024
    “…We present the design and characterization of the first full chain precision timing prototype ASIC, named ETL Readout Chip version 1 (ETROC1) for the CMS MTD…”
    Get full text
    Journal Article
  8. 8

    A Low-Power Time-to-Digital Converter for the CMS Endcap Timing Layer (ETL) Upgrade by Zhang, Wei, Sun, Hanhan, Edwards, Christopher, Gong, Datao, Huang, Xing, Liu, Chonghan, Liu, Tiankuan, Liu, Tiehui, Olsen, Jamieson, Sun, Quan, Sun, Xiangming, Wu, Jinyuan, Ye, Jingbo, Zhang, Li

    Published 31-10-2020
    “…We present the design and test results of a Time-to-Digital-Converter (TDC). The TDC will be a part of the readout ASIC, called ETROC, to read out Low-Gain…”
    Get full text
    Journal Article
  9. 9
  10. 10

    The level-1 trigger for the SuperCDMS experiment at SNOLAB by Wilson, Jonathan S, Theenhausen, Hanno Meyer zu, von Krosigk, Belina, Azadbakht, Elham, Bunker, Ray, Hall, Jeter, Hansen, Sten, Hines, Bruce, Loer, Ben, Olsen, Jamieson T, Oser, Scott M, Partridge, Richard, Pyle, Matthew, Sander, Joel, Serfass, Bruno, Toback, David, Watkins, Samuel L, Zhao, Xuji

    Published 23-05-2022
    “…2022 JINST 17 P07010 The SuperCDMS SNOLAB dark matter search experiment aims to be sensitive to energy depositions down to O(1 eV). This imposes requirements…”
    Get full text
    Journal Article
  11. 11
  12. 12

    The Analog Front-end for the LGAD Based Precision Timing Application in CMS ETL by Sun, Quan, Dogra, Sunil M, Edwards, Christopher, Gong, Datao, Gray, Lindsey, Huang, Xing, Joshi, Siddhartha, Lee, Jongho, Liu, Chonghan, Liu, Tiehui, Liu, Tiankuan, Los, Sergey, Moon, Chang-Seong, Oh, Geonhee, Olsen, Jamieson, Ristori, Luciano, Sun, Hanhan, Wang, Xiao, Wu, Jinyuan, Ye, Jingbo, Ye, Zhenyu, Zhang, Li, Zhang, Wei

    Published 28-12-2020
    “…The analog front-end for the Low Gain Avalanche Detector (LGAD) based precision timing application in the CMS Endcap Timing Layer (ETL) has been prototyped in…”
    Get full text
    Journal Article
  13. 13

    Performance Study of the First 2D Prototype of Vertically Integrated Pattern Recognition Associative Memory (VIPRAM) by Deptuch, Gregory, Hoff, James, Jindariani, Sergo, Liu, Tiehui, Olsen, Jamieson, Tran, Nhan, Joshi, Siddhartha, Li, Dawei, Ogrenci-Memik, Seda

    Published 24-09-2017
    “…Extremely fast pattern recognition capabilities are necessary to find and fit billions of tracks at the hardware trigger level produced every second…”
    Get full text
    Journal Article
  14. 14
  15. 15

    Real-time data reorganizer for the D0 central fiber tracker trigger system at Fermilab by Rapisarda, S.M., Wilcer, N.G., Olsen, J.T.

    Published in IEEE transactions on nuclear science (01-08-2003)
    “…A custom digital data mixer system has been designed to reorganize, in real time, the data produced by the Fermilab D0 Scintillating Fiber Detector. The data…”
    Get full text
    Journal Article
  16. 16

    Prototype performance studies of a Full Mesh ATCA-based General Purpose Data Processing Board by Okumura, Yasuyuki, Olsen, Jamieson, Liu, Tiehui Ted, Yin, Hang

    Published 17-03-2014
    “…High luminosity conditions at the LHC pose many unique challenges for potential silicon based track trigger systems. One of the major challenges is data…”
    Get full text
    Journal Article
  17. 17

    Development of an Intelligent Platform Management controller for the Pulsar IIb by Ramalho, Lucas A., Paiva, Thiago C., Iope, Rogerio L., Leal, Beraldo C., Liu, Tiehui T., Olsen, Jamieson, Shinoda, Ailton A., Vaz, Mario

    “…The Pulsar IIb is a general purpose FPGA-based processor board designed for full mesh ATCA backplanes. This hardware was originally designed to support Level-1…”
    Get full text
    Conference Proceeding
  18. 18

    A methodology for power characterization of associative memories by Dawei Li, Joshi, Siddhartha, Ogrenci-Memik, Seda, Hoff, James, Jindariani, Sergo, Tiehui Liu, Olsen, Jamieson, Tran, Nhan

    “…Content Addressable Memories (CAM) have become increasingly more important in applications requiring high speed memory search due to their inherent massively…”
    Get full text
    Conference Proceeding
  19. 19
  20. 20