Search Results - "Ok, Injo"

Refine Results
  1. 1
  2. 2

    Mechanism and Impact of Bipolar Current Voltage Asymmetry in Computational Phase-Change Memory by Sarwat, Syed Ghazi, Le Gallo, Manuel, Bruce, Robert L, Brew, Kevin, Kersting, Benedikt, Jonnalagadda, Vara Prasad, Ok, Injo, Saulnier, Nicole, BrightSky, Matthew, Sebastian, Abu

    Published in Advanced materials (Weinheim) (01-09-2023)
    “…Nanoscale resistive memory devices are being explored for neuromorphic and in-memory computing. However, non-ideal device characteristics of read noise and…”
    Get full text
    Journal Article
  3. 3
  4. 4
  5. 5

    Correlated Flicker Noise and Hole Mobility Characteristics of (\hbox)/\langle\hbox\rangle Uniaxially Strained SiGe FINFETs by Rajamohanan, B., Injo Ok, Mujumdar, S., Hobbs, C., Majhi, P., Jammy, R., Datta, S.

    Published in IEEE electron device letters (01-09-2012)
    “…Hole mobility and flicker noise characteristics of uniaxially strained ( 110)/〈110〉 Si 0.75 Ge 0.25 pFINFETs (SSGOI 0.25 ) are investigated in this letter…”
    Get full text
    Journal Article
  6. 6

    Impact of Fin Doping and Gate Stack on FinFET (110) and (100) Electron and Hole Mobilities by Akarvardar, K., Young, C. D., Baykan, M. O., Injo Ok, Tat Ngai, Kah-Wee Ang, Rodgers, M. P., Gausepohl, S., Majhi, P., Hobbs, C., Kirsch, P. D., Jammy, R.

    Published in IEEE electron device letters (01-03-2012)
    “…Double-gate FinFET (110) (110) and (100) (100} electron mobility (μ e ) and hole mobility (μ h ) are experimentally investigated for the following: 1) a wide…”
    Get full text
    Journal Article
  7. 7

    Interface-Trap Effects in Inversion-Type Enhancement-Mode \hbox N-Channel MOSFETs by Morassi, L, Padovani, A, Verzellesi, G, Veksler, D, Injo Ok, Bersuker, G

    Published in IEEE transactions on electron devices (01-01-2011)
    “…Interface-trap effects are analyzed in inversion-type enhancement-mode In 0.53 Ga 0.47 /ZrO 2 and In 0.53 Ga 0.47 As/In 0.2 Ga 0.8 As/ZrO 2 n-channel MOSFETs…”
    Get full text
    Journal Article
  8. 8

    Impact of NiPt Thickness Scaling on Contact Resistance From Thin-Body FD SOI to Trigate FETs by Akarvardar, K., Rodgers, M., Kaushik, V., Johnson, C. S., Hyuncher Chong, Injo Ok, Kah-Wee Ang, Gausepohl, S., Hobbs, C., Kirsch, P., Jammy, R.

    Published in IEEE electron device letters (01-05-2012)
    “…The impact of NiPt thickness scaling on total resistance is investigated using short-channel (L g = 40 nm) nm high-k metal-gate complementary SOI MOSFETs with…”
    Get full text
    Journal Article
  9. 9

    Influence of the substrate orientation on the electrical and material properties of GaAs metal-oxide-semiconductor capacitors and self-aligned transistors using HfO2 and silicon interface passivation layer by Ok, InJo, Kim, H., Zhang, M., Zhu, F., Park, S., Yum, J., Zhao, H., Garcia, Domingo, Majhi, Prashant, Lee, Jack C.

    Published in Applied physics letters (19-05-2008)
    “…In this work, we studied the effects of postdeposition anneal (PDA) time and Si interface passivation layer on the material and electrical characteristics of…”
    Get full text
    Journal Article
  10. 10

    Gradient descent-based programming of analog in-memory computing cores by Büchel, Julian, Vasilopoulos, Athanasios, Kersting, Benedikt, Odermatt, Frederic, Brew, Kevin, Ok, Injo, Choi, Sam, Saraf, Iqbal, Chan, Victor, Philip, Timothy, Saulnier, Nicole, Narayanan, Vijay, Gallo, Manuel Le, Sebastian, Abu

    Published 26-05-2023
    “…2022 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2022, pp. 33.1.1-33.1.4 The precise programming of crossbar arrays of unit-cells is…”
    Get full text
    Journal Article
  11. 11

    Effects of tantalum penetration through hafnium oxide layer on carrier generation rate in silicon substrate and carrier mobility degradation by Kang, Chang Yong, Rhee, Se Jong, Choi, Chang Hwan, Akvar, M. S., Zhang, Manhong, Lee, Taekhwi, Ok, Injo, Lee, Jack C.

    Published in Applied physics letters (03-01-2005)
    “…This letter presents the effects of tantalum penetration through hafnium oxide on bulk carrier generation rates and carrier mobility degradation. The…”
    Get full text
    Journal Article
  12. 12

    Systematic analysis of silicon oxynitride interfacial layer and its effects on electrical characteristics of high-k HfO2 transistor by Rhee, Se Jong, Zhu, Feng, Kim, Hyoung-Sub, Kang, Chang Yong, Choi, Chang Hwan, Zhang, Manhong, Lee, Tackhwi, Ok, Injo, Krishnan, Siddarth A., Lee, Jack C.

    Published in Applied physics letters (10-04-2006)
    “…High-k hafnium oxide dielectric metal-oxide-semiconductor field-effect transistors with several physical thicknesses of silicon oxynitride interfacial layers…”
    Get full text
    Journal Article
  13. 13
  14. 14

    Analysis of interface-trap effects in inversion-type InGaAs/ZrO2 MOSFETs by Morassi, L, Verzellesi, G, Padovani, A, Larcher, L, Pavan, P, Veksler, D, Injo Ok, Bersuker, G

    “…Interface-trap effects are analyzed in inversion-type, self-aligned In 0.53 Ga 0.47 As and In 0.53 Ga 0.47 As/ In 0.2 Ga 0.8 As MOSFETs with ALD ZrO 2 gate…”
    Get full text
    Conference Proceeding
  15. 15

    Selective phase modulation of NiSi using N-ion implantation for high performance dopant-segregated source/drain n-channel MOSFETs by Loh, W.-Y., Hung, P.Y., Coss, B.E., Kalra, P., Injo Ok, Smith, G., Kang, C.-Y., Lee, S.-H., Oh, J., Sassman, B., Majhi, P., Kirsch, P., Tseng, H.-H., Jammy, R.

    Published in 2009 Symposium on VLSI Technology (01-06-2009)
    “…We have developed a novel dual phase-modulated Ni silicide for Schottky barrier and series resistance reduction in dopant-segregated source/drain (DSS)…”
    Get full text
    Conference Proceeding
  16. 16
  17. 17

    n- and p-channel TaN/HfO2 MOSFETs on GaAs substrate using a germanium interfacial passivation layer by Hyoung-Sub Kim, Injo Ok, Feng Zhu, Zhang, M., Park, S., Yum, J., Zhao, H., Lee, J.C.

    “…Using a thin germanium interfacial passivation layer (IPL), for the first time we present surface channel n- and p-MOSFETs on GaAs substrate with TaN gate…”
    Get full text
    Conference Proceeding
  18. 18
  19. 19

    The impact of gate to drain spacing on hot-carrier degradation in sub-100nm Ni–Pt salicidation FinFETs by Lee, Seung Min, Lee, Hi-Deok, Ok, Injo, Oh, Jungwoo

    Published in Solid-state electronics (01-12-2015)
    “…•Ni-related defects in Ni–Si salicide in the silicon region during salicidation.•Influence of Ni–Si salicidation-induced defects on hot carrier…”
    Get full text
    Journal Article
  20. 20

    Metal gate-HfO2 metal-oxide-semiconductor capacitors on n-GaAs substrate with silicon/germanium interfacial passivation layers by Kim, Hyoung-Sub, Ok, Injo, Zhang, Manhong, Lee, Tackhwi, Zhu, Feng, Yu, Lu, Lee, Jack C.

    Published in Applied physics letters (27-11-2006)
    “…In this letter, the authors present the capacitance-voltage and current-voltage characteristics of TaN∕HfO2∕n-GaAs metal-oxide-semiconductor capacitors with…”
    Get full text
    Journal Article