Search Results - "Ohmacht, M."

A 1.3-GOPS parallel DSP for high-performance image-processing applications by Hinrichs, W., Wittenburg, J.P., Lieske, H., Kloos, H., Ohmacht, M., Pirsch, P.

“…A programmable digital signal processor (DSP) for real-time image processing is presented that combines the concepts of single-instruction multiple-data (SIMD)…”
Get full text

The eDRAM based L3-cache of the BlueGene/L supercomputer processor node by Ohmacht, M., Hoenicke, D., Haring, R., Gara, A.

“…BlueGene/L is a supercomputer consisting of 64K dual-processor system-on-a-chip compute nodes, capable of delivering an arithmetic peak performance of…”
Get full text

Realization of a programmable parallel DSP for high performance image processing applications by Wittenburg, Jens Peter, Hinrichs, Willm, Kneip, Johannes, Ohmacht, Martin, Bereković, Mladen, Lieske, Hanno, Kloos, Helge, Pirsch, Peter

“…Architecture and design of the HiPAR-DSP, a SIMD controlled signalprocessor with parallel data paths, VLIW and novel memory design.The processor architecture…”
Get full text

Influences of object based segmentation onto multimedia hardware architectures by Ohmacht, M., Wittenburg, J., Pirsch, P.

“…This paper describes essential differences in the video coding part of recent multimedia communication schemes (as the MPEG-4 standard being currently under…”
Get full text

Parallel implementation of medium level algorithms on a monolithic ASIMD multiprocessor by Kneip, J., Ohmacht, M., Wittenburg, J.P., Pirsch, P.

“…The efficient implementation of algorithms with irregular data access or control-flow on a parallel SIMD processor requires specific architectural measures…”
Get full text

HiPAR-DSP: a parallel VLIW RISC processor for real time image processing applications by Wittenburg, J.P., Ohmacht, M., Kneip, J., Hinrichs, W., Pirsch, P.

“…Derived from a thorough analysis of a wide class of image processing algorithms' properties, a parallel RISC architecture has been developed. The architecture…”
Get full text

Creating the BlueGene/L supercomputer from low-power SoC ASICs by Bright, A.A., Ellavsky, M.R., Gara, A., Haring, R.A., Kopcsay, G.V., Lembach, R.F., Marcella, J.A., Ohmacht, M., Salapura, V.

“…An overview of the design aspects of the BlueGene/L chip, the heart of the BlueGene/L supercomputer, is presented. Following an SoC approach, processors,…”
Get full text

Cellular supercomputing with system-on-a-chip by Almasi, G., Almasi, G.S., Beece, D., Bellofatto, R., Bhanot, G., Bickford, R., Blumrich, M., Bright, A.A., Brunheroto, J., Cascaval, C., Castanos, J., Ceze, L., Cateus, P., Chatterjee, S., Chen, D., Chiu, G., Cipolla, T.M., Crumley, P., Deutsch, A., Dombrowa, M.B., Donath, W., Eleftheriou, M., Fitch, B., Gagliano, J., Gara, A., Germain, R., Giampapa, M.E., Gupta, M., Gustavson, F., Hall, S., Haring, R.A., Heidel, D., Heidelberger, P., Herger, L.M., Hoenicke, D., Jackson, R.D., Jamal-Eddine, T., Kopcsay, G.V., Lanzetta, A.P., Lieber, D., Lu, M., Mendell, M., Mok, L., Moreira, J., Nathanson, B.J., Newton, M., Ohmacht, M., Rand, R., Regan, R., Sahoo, R., Sanomiya, A., Schenfeld, E., Singh, S., Song, P., Steinmacher-Burow, B.D., Strauss, K., Swetz, R., Takken, T., Vranas, P., Ward, T.J.C., Brown, J., Liebsch, T., Schram, A., Ulsh, G.

“…System-on-a-chip technology allows a level of integration that can be leveraged to develop inexpensive high-performance, low-power computing nodes. When used…”
Get full text

A Holistic Approach to System Reliability in Blue Gene by Blumrich, M., Chen, D., Chiu, G.L.-T., Cipolla, T., Coteus, R., Crumley, P., Gara, A., Giampapa, M.E., Hall, S., Haring, R.A., Heidelberger, R., Hoenicke, D., Kopcsay, G.V., Liebsch, T.A., Mok, L., Ohmacht, M., Salapura, V., Swetz, R., Takken, T., Vranas, R.

“…Optimizing supercomputer performance requires a balance between objectives for processor performance, network performance, power delivery and cooling, cost and…”
Get full text

A 1.3 GOPS parallel DSP for high performance image processing applications by Hinrichs, W., Wittenburg, J.P., Lieske, H., Kloos, H., Ohmacht, M., Kneip, J., Ronner, K., Pirsch, P.

“…In this paper, a programmable DSP for real time image processing is presented that combines the concepts of VLIW and SIMD with a high utilization of parallel…”
Get full text

Cellular supercomputing with system-on-a-chip by Almasi, G., Almasi, G.S., Beece, D., Bellofatto, R., Bhanot, G., Bickford, R., Blumrich, M., Bright, A.A., Brunheroto, J., Cascaval, C., Castanos, J., Ceze, L., Coteus, P., Chatterjee, S., Chen, D., Chiu, G., Cipolla, T.M., Crumley, P., Deutsch, A., Dombrowa, M.B., Donath, W., Eleftheriou, M., Fitch, B., Gagliano, J., Gara, A., Germain, R., Giampapa, M.E., Gupta, M., Gustavson, F., Hall, S., Haring, R.A., Heidel, D., Heidelberger, P., Herger, L.M., Hoenicke, D., Jackson, R.D., Jamal-Eddine, T., Kopcsay, G.V., Lanzetta, A.P., Lieber, D., Lu, M., Mendell, M., Mok, L., Moreira, J., Nathanson, B.J., Newton, M., Ohmacht, M., Rand, R., Regan, R., Sahoo, R., Sanomiya, A., Schenfeld, E., Singh, S., Song, P., Steinmacher-Burow, B.D., Strauss, K., Swetz, R., Takken, T., Vranas, P., Ward, T.J.C., Brown, J., Liebsch, T., Schram, A., Ulsh, G.

“…System-on-a-chip technology allows a level of integration that can be leveraged to develop inexpensive high-performance, low-power computing nodes. When used…”
Get full text

An overview of the BlueGene/L Supercomputer by Adiga, NR, Almasi, GS, Aridor, Y, Barik, R, Beece, D, Bhanot, G, Bickford, R, Blumrich, M, Bright, AA, Brunheroto, J, Caşcaval, C, Castaños, J, Chan, W, Ceze, L, Coteus, P, Chatterjee, S, Chen, D, Cipolla, TM, Crumley, P, Desai, KM, Deutsch, A, Domany, T, Donath, W, Eleftheriou, M, Erway, C, Esch, J, Gagliano, J, Gara, A, Germain, R, Giampapa, ME, Gopalsamy, B, Gunnels, J, Gupta, M, Gustavson, F, Hall, S, Haring, RA, Heidel, D, Heidelberger, P, Herger, LM, Hoenicke, D, Jackson, RD, Kopcsay, GV, Krevat, E, Kurhekar, MP, Lanzetta, AP, Lieber, D, Liu, LK, Lu, M, Mendell, M, Misra, A, Moatti, Y, Mok, L, Moreira, JE, Nathanson, BJ, Newton, M, Ohmacht, M, Oliner, A, Pandit, V, Pudota, RB, Rand, R, Regan, R, Ruehli, A, Rus, S, Sahoo, RK, Sanomiya, A, Schenfeld, E, Sharma, M, Shmueli, E, Singh, S, Song, P, Steinmacher-Burow, BD, Strauss, K, Surovic, C, Swetz, R, Takken, T, Tremaine, RB, Tsao, M, Umamaheshwaran, AR, Verma, P, Wazlowski, M, Barrett, W, Engel, C, Drehmel, B, Hill, D, Kasemkhani, F, Krolak, D, Li, CT, Liebsch, T, Muff, A, Okomo, A, Rouse, M, Tubbs, M, Ulsh, G, Wittrup, J, Bae, M, Dockser, K, Kissel, L, Seager, MK, Vetter, JS, Yates, K

“…This paper gives an overview of the BlueGene/L Supercomputer. This is a jointly funded research partnership between IBM and the Lawrence Livermore National…”
Get full text

Blue Gene/L, a system-on-a-chip by Almasi, G., Almasi, G.S., Beece, D., Bellofatto, R., Bhanot, G., Bickford, R., Blumrich, M., Bright, A.A., Brunheroto, J., Cascaval, C., Castanos, J., Ceze, L., Coteus, R., Chatterjee, S., Chen, D., Chiu, G., Cipolla, T.M., Crumley, P., Deutsch, A., Dombrowa, M.B., Donath, W., Eleftheriou, M., Fitch, B., Gagliano, J., Gara, A., Germain, R., Giampapa, M.E., Gupta, M., Gustavson, F., Hall, S., Haring, R.A., Heidel, D., Heidelberger, P., Herger, L.M., Hoenicke, D., Jamal-Eddine, T., Kopcsay, G.V., Lanzetta, A.P., Lieber, D., Lu, M., Mendell, M., Mok, L., Moreira, J., Nathanson, B.J., Newton, M., Ohmacht, M., Rand, R., Regan, R., Sahoo, R., Sanomiya, A., Schenfeld, E., Singh, S., Song, P., Steinmacher-Burow, B.D., Strauss, K., Swetz, R., Takken, T., Tremaine, R.B., Tsao, M., Vranas, P., Ward, T.J.C., Wazlowski, M., Brown, J., Liebsch, T., Schram, A., Ulsh, G.

“…Summary form only given. Large powerful networks coupled to state-of-the-art processors have traditionally dominated supercomputing. As technology advances,…”
Get full text