Search Results - "Nowak, Edward J."
-
1
Challenges and Limitations of CMOS Scaling for FinFET and Beyond Architectures
Published in IEEE transactions on nanotechnology (2019)“…Scaling trends of FinFET architecture, with focus on Front-End-of-Line (FEOL), and Middle-of-Line (MOL) device parameters, is systematically investigated. It…”
Get full text
Journal Article -
2
Crystallographic-Orientation-Dependent Gate-Induced Drain Leakage in Nanoscale MOSFETs
Published in IEEE transactions on electron devices (01-09-2010)“…The efficient and successful realization of low-power semiconductor devices demands, among other things, the ability to quantitatively model and minimize…”
Get full text
Journal Article -
3
A Novel Technique for Probing the Vertical Component of FinFET Source Resistance
Published in IEEE transactions on electron devices (01-12-2021)“…We propose and demonstrate, with hardware, the first experimental technique to measure a vertical component of FinFET source resistance. Forward bias is…”
Get full text
Journal Article -
4
Modeling and Characterization of Gate Leakage in High-K Metal Gate Technology-Based Embedded DRAM
Published in IEEE transactions on electron devices (01-12-2013)“…We report experimental characterization and modeling of direct and trap-assisted tunneling (TAT) in high-K metal gate (HKMG)-based access transistor and deep…”
Get full text
Journal Article -
5
Modeling of Variation in Submicrometer CMOS ULSI Technologies
Published in IEEE transactions on electron devices (01-09-2006)“…The scaling of semiconductor technologies from 90- to 45-nm nodes highlights the need for accurate and predictive compact models that address the regime where…”
Get full text
Journal Article -
6
Physiological and anatomical responses to water deficits in the CAM epiphyte Tillandsia ionantha (Bromeliaceae)
Published in International journal of plant sciences (01-11-1997)“…Although physiological responses to drought have been examined in several species of epiphytic bromeliads, few have included a comprehensive methodological…”
Get full text
Journal Article -
7
Can macroscopic oxide thickness uniformity improve oxide reliability?
Published in IEEE electron device letters (01-08-2000)“…In this work, we investigated both experimentally and numerically the impact of macroscopic oxide thickness uniformity on Weibull breakdown characteristics for…”
Get full text
Journal Article -
8
MOSFET technology for low-voltage/low-power applications
Published in IEEE MICRO (01-06-1994)“…Certain limits influence MOSFET technology in low-voltage applications. When we reduce the power supply voltage in modern short-channel devices, both active…”
Get full text
Journal Article -
9
Titanium silicide/silicon nonohmic contact resistance for NFET's, PFET's, diffused resistors, and NPN's in a BiCMOS technology
Published in IEEE transactions on electron devices (01-04-1995)“…Self-aligned titanium silicide is often used to minimize the polysilicon and diffusion sheet resistances. Current is delivered to the channel of FET's, the…”
Get full text
Journal Article -
10
Turning silicon on its edge [double gate CMOS/FinFET technology]
Published in IEEE circuits and devices magazine (01-01-2004)“…Double-gate devices will enable the continuation of CMOS scaling after conventional scaling has stalled. DGCMOS/FinFET technology offers a tactical solution to…”
Get full text
Journal Article -
11
Improved effective switching current (IEFF+) and capacitance methodology for CMOS circuit performance prediction and model-to-hardware correlation
Published in 2008 IEEE International Electron Devices Meeting (01-12-2008)“…New effective drive current I EFF + methodologies are demonstrated in this paper to address predictability of circuit performance across wide Vt range and…”
Get full text
Conference Proceeding -
12
Self-Consistent and Efficient Electro-Thermal Analysis for Poly/Metal Gate FinFETs
Published in 2006 International Electron Devices Meeting (2006)“…A self-consistent and efficient computational 3D modeling methodology for analyzing thermal and electrical transport in nano-scale devices is developed. The…”
Get full text
Conference Proceeding -
13
45 nm SOI and Beyond - Getting to a General Purpose Technology
Published in 2007 IEEE International SOI Conference (01-10-2007)“…SOI technology has taken power/performance benefits of CMOS beyond those of bulk-CMOS technology in the arena of high-performance applications, including 4.7…”
Get full text
Conference Proceeding -
14
Weibull breakdown characteristics and oxide thickness uniformity
Published in IEEE transactions on electron devices (01-12-2000)“…In this work, we investigated both experimentally and numerically the impact of macroscopic oxide thickness uniformity on Weibull breakdown characteristics for…”
Get full text
Journal Article -
15
A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology
Published in 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07) (01-01-2007)“…This paper describes back-gate biasing scheme using independent-gate controlled asymmetrical (n + /p + polysilicon gates) FinFETs devices and its applications…”
Get full text
Conference Proceeding -
16
Practical performance/power alternatives within an existing CMOS technology generation
Published in International Symposium on Low Power Electronics and Design: Proceedings of the 1996 international symposium on Low power electronics and design; 12-14 Aug. 1996 (12-08-1996)Get full text
Conference Proceeding -
17
Compact modeling and simulation of PD-SOI MOSFETs: Current status and challenges
Published in 2008 IEEE Custom Integrated Circuits Conference (01-09-2008)“…This paper reviews the status and challenges of the modeling partially-depleted silicon-on-insulator transistors. Many challenges stem from the floating-body…”
Get full text
Conference Proceeding -
18
Scaling planar silicon devices
Published in IEEE circuits and devices magazine (01-01-2004)“…The generation-over-generation scaling of critical CMOS technology parameters is ultimately bound by nonscalable limitations, such as the thermal voltage and…”
Get full text
Journal Article -
19
Ultimate CMOS ULSI performance
Published in Proceedings of IEEE International Electron Devices Meeting (1993)“…Ultra-Large-Scale Integration (ULSI) CMOS technology is advancing beyond the realm of conventional scaling theory, requiring a new approach to the problem of…”
Get full text
Conference Proceeding -
20
Performance, Reliability, and Supply Voltage Reduction, with the Addition of Temperature as a Design Variable
Published in ESSDERC '93: 23rd European solid State Device Research Conference (01-09-1993)“…In any technology design, there rarely are "absolute" decisions that must be made. Instead, a variety of variables and choices must be evaluated to arrive at…”
Get full text
Conference Proceeding