Search Results - "Nesam, J. Jean Jenifer"
-
1
Truncated Multiplier with Delay-Minimized Exact Radix-8 Booth Recoder Using Carry Resist Adder
Published in Circuits, systems, and signal processing (01-04-2021)“…The delay owing to the generation of odd multiples ( ± 3 ) in Radix-8 Booth recoding is minimized in this paper using carry resist adder (CRA). CRA is…”
Get full text
Journal Article -
2
Effect of bit-size reduced half-precision floating-point format on image pixel characterization for AI applications
Published in Results in engineering (01-12-2024)“…Image processing is an essential first step towards fully utilizing robotics, deep learning, and machine learning techniques. Using techniques like image…”
Get full text
Journal Article -
3
Efficient half-precision floating point multiplier targeting color space conversion
Published in Multimedia tools and applications (2020)“…Color Space Conversion (CSC) in image processing applications, demands computationally simple floating point multipliers consuming less area and power. This…”
Get full text
Journal Article -
4
Optimizing RGB to Grayscale, Gaussian Blur and Sobel-Filter operations on FPGAs for reduced dynamic power consumption
Published in 2024 3rd International Conference on Artificial Intelligence For Internet of Things (AIIoT) (03-05-2024)“…The conversion of pixels from their RGB to Grayscale formats is a crucial first step in numerous Image Pre-Processing, Computer Vision, and as highlighted…”
Get full text
Conference Proceeding -
5
High Speed Half-Precision Floating-Point Fused Multiply and Add Unit Using DSP Blocks
Published in 2020 First International Conference of Smart Systems and Emerging Technologies (SMARTTECH) (01-11-2020)“…Necessity of multiplication followed by the addition in numerous digital signal processing applications demands Fused Multiply and Add (FMA) unit for…”
Get full text
Conference Proceeding -
6
An area-efficient 32-bit floating point multiplier using hybrid GPPs addition
Published in 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS) (01-08-2017)“…In this paper, we proposed a new design of hybrid adder for area-efficient 32-bit floating point multiplier. By combining conventional ripple carry adder (RCA)…”
Get full text
Conference Proceeding