Search Results - "Naziri, Siti Zarina Md"

  • Showing 1 - 11 results of 11
Refine Results
  1. 1

    The design revolution of logarithmic number system architecture by Zarina Md Naziri, Siti, Ismail, Rizalafande Che, Yeon Md Shakaff, Ali

    “…Logarithmic number system (LNS) has been a trend in digital signal processing (DSP) for recent years, particularly digital image processing. LNS was been…”
    Get full text
    Conference Proceeding
  2. 2

    Implementation of LNS addition and subtraction function with co-transformation in positive and negative region: A comparative analysis by Md Naziri, Siti Zarina, Ismail, Rizalafande Che, Md Shakaff, Ali Yeon

    “…The European Logarithmic Microprocessor (ELM) had been an outstanding breakthrough in logarithmic number system (LNS) research history. The processor…”
    Get full text
    Conference Proceeding
  3. 3

    Analysis of FXP adders and multipliers for speed- and area-efficient LNS arithmetic unit by Ismail, Rizalafande Che, Md Naziri, Siti Zarina, Murad, Sohiful Anuar Zainol, Coleman, J. N.

    “…This paper portrays the selection of hardware unit architectures to be implemented in the new LNS based on a 32bit system. The implementations of the LNS…”
    Get full text
    Conference Proceeding
  4. 4

    The FPGA implementation of multiplicative inverse value of GF(28) generator using Extended Euclid Algorithm (EEA) method for Advanced Encryption Standard (AES) algorithm by Yeong Chee Mei, Naziri, Siti Zarina Md

    “…Extended Euclid Algorithm (EEA) is one of the alternatives in gaining the multiplicative inverse value in finite field GF(2 8 ). Previously, the look-up table…”
    Get full text
    Conference Proceeding
  5. 5

    Hardware Design of Combinational 128-bit Camellia Symmetric Cipher using 0.18µm Technology by Sak, Chawalit Udom, Naziri, Siti Zarina Md, Ismail, Rizalafande Che, Isa, Mohd Nazrin Md, Hussin, Razaidi

    “…Camellia is another symmetric key block cipher with a 128-bit block size and key sizes of 128, 192, and 256 bits. As the hardware version of cipher…”
    Get full text
    Conference Proceeding
  6. 6

    Design of Multiplicative Inverse Value Generator using Logarithm Method for AES Algorithm by Yen, Goh Yie, Naziri, Siti Zarina Md, Ismail, Rizalafande Che, Isa, Mohd Nazrin Md, Hussin, Razaidi

    “…Advanced Encryption Standard (AES) algorithm is one of the most widely used symmetric block cipher that is utilized in data protection through symmetric…”
    Get full text
    Conference Proceeding
  7. 7

    An Analysis of Interpolation Implementation for LNS Addition and Subtraction Function in Positive Region by Naziri, Siti Zarina Md, Ismail, Rizalafande Che, Shakaff, Ali Yeon Md

    “…Interpolation is among of the most popular approach used in approximating the values in logarithmic number system (LNS) arithmetic design. This method that…”
    Get full text
    Conference Proceeding
  8. 8

    Arithmetic addition and subtraction function of logarithmic number system in positive region: An investigation by Naziri, Siti Zarina Md, Ismail, Rizalafande Che, Shakaff, Ali Yeon Md

    “…Logarithmic number system or LNS has become an optimal choice in digital image processing instead of floating point (FP) system based on latest researches in…”
    Get full text
    Conference Proceeding
  9. 9

    Investigation and design of the efficient hardware-based RNG for cryptographic applications by Razy, Ahmad Firdaus Mohamad, Naziri, Siti Zarina Md, Ismail, Rizalafande Che, Idris, Norina

    “…The best security factor in any encryption algorithm is the random values used in key management or the structure of the algorithm itself. Thus, some of the…”
    Get full text
    Conference Proceeding
  10. 10

    The development of tiny encryption algorithm (TEA) crypto-core for mobile systems by Hunn, Stephanie Ang Yee, binti Md Naziri, Siti Zarina, binti Idris, Norina

    “…In this paper, a cryptographic algorithm design called Tiny Encryption Algorithm (TEA) is proposed in order to minimize the memory footprint and maximize the…”
    Get full text
    Conference Proceeding
  11. 11

    The memory-less method of generating multiplicative inverse values for S-box in AES algorithm by Naziri, S., Idris, N.

    “…The substitution box (S-box) component is the heart of the advanced encryption standard (AES) algorithm. The S-box values are generated from the multiplicative…”
    Get full text
    Conference Proceeding