Search Results - "Morie, T"

Refine Results
  1. 1

    A Design Method and Developments of a Low-Power and High-Resolution Multiphase Generation System by Matsumoto, A., Sakiyama, S., Tokunaga, Y., Morie, T., Dosho, S.

    Published in IEEE journal of solid-state circuits (01-04-2008)
    “…A practical method for coupled oscillator design is elaborated. The topology analysis of a coupled oscillator, the ways of simulating its sensitivity,…”
    Get full text
    Journal Article Conference Proceeding
  2. 2

    A 125-1250 MHz Process-Independent Adaptive Bandwidth Spread Spectrum Clock Generator With Digital Controlled Self-Calibration by Ebuchi, T., Komatsu, Y., Okamoto, T., Arima, Y., Yamada, Y., Sogawa, K., Okamoto, K., Morie, T., Hirata, T., Dosho, S., Yoshikawa, T.

    Published in IEEE journal of solid-state circuits (01-03-2009)
    “…A process-independent adaptive bandwidth spread-spectrum clock generator (SSCG) with digitally controlled self-calibration techniques is proposed. By…”
    Get full text
    Journal Article
  3. 3

    Physical design guides for substrate noise reduction in CMOS digital circuits by Nagata, M., Nagai, J., Hijikata, K., Morie, T., Iwata, A.

    Published in IEEE journal of solid-state circuits (01-03-2001)
    “…Substrate noise injection in large-scale CMOS logic integrated circuits is quantitatively evaluated by 100-/spl mu/V 100-ps resolution substrate noise…”
    Get full text
    Journal Article
  4. 4

    A 200-MHz seventh-order equiripple continuous-time filter by design of nonlinearity suppression in 0.25-μm CMOS process by Dosho, S., Morie, T., Fujiyama, H.

    Published in IEEE journal of solid-state circuits (01-05-2002)
    “…Seventh-order equiripple filter with cutoff frequency of 200 MHz is developed in CMOS 0.25- mu m process. A new design method has been adopted to obtain enough…”
    Get full text
    Journal Article
  5. 5
  6. 6
  7. 7

    Measurements and analyses of substrate noise waveform in mixed-signal IC environment by Nagata, M., Nagai, J., Morie, T., Iwata, A.

    “…A transition-controllable noise source is developed in a 0.1-/spl mu/m P-substrate N-well CMOS technology. This noise source can generate substrate noises with…”
    Get full text
    Journal Article
  8. 8

    Magnetic rare-earth ion doping effect on phase IV of Ce0.7La0.3B6 by Kondo, A, Tou, H, Sera, M, Iga, F, Morie, T, Sakakibara, T

    “…We have investigated the Pr-doping effect on phase IV of CexLa1-xB6. For Ce0.7Pr0.03La0.27B6, the region of phase III is expanded and the phase IV disappears…”
    Get full text
    Journal Article
  9. 9
  10. 10

    An all-analog expandable neural network LSI with on-chip backpropagation learning by Morie, T., Amemiya, Y.

    Published in IEEE journal of solid-state circuits (01-09-1994)
    “…This paper proposes an all-analog neural network LSI architecture and a new learning procedure called contrastive backpropagation learning. In analog neural…”
    Get full text
    Journal Article
  11. 11

    Face and arm-posture recognition for secure human-machine interaction by Khan, I.R., Miyamoto, H., Morie, T.

    “…In this paper, we present a user identification technique based on face recognition for secure human-machine interaction. User's face is matched with the faces…”
    Get full text
    Conference Proceeding
  12. 12

    An efficient hardware-oriented dropout algorithm by Yeoh, Y.J., Morie, T., Tamukoh, H.

    Published in Neurocomputing (Amsterdam) (28-02-2021)
    “…This paper proposes a hardware-oriented dropout algorithm, which is efficient for field programmable gate array (FPGA) implementation. In deep neural networks…”
    Get full text
    Journal Article
  13. 13

    A PWM analog memory programming circuit for floating-gate MOSFETs with 75-μs programming time and 11-bit updating resolution by Kinoshita, S., Morie, T., Nagata, M., Iwata, A.

    Published in IEEE journal of solid-state circuits (01-08-2001)
    “…This paper describes a programming circuit for analog memory using pulsewidth modulation (PWM) signals and the circuit performance obtained from measurements…”
    Get full text
    Journal Article
  14. 14

    A fully integrated 0.13-μm CMOS mixed-signal SoC for DVD player applications by Okamoto, K., Morie, T., Yamamoto, A., Nagano, K., Sushihara, K., Nakahira, H., Horibe, R., Aida, K., Takahashi, T., Ochiai, M., Soneda, A., Kakiage, T., Iwasaki, T., Taniuchi, H., Shibata, T., Ochi, T., Takiguchi, M., Yamamoto, T., Seike, T., Matsuzawa, A.

    Published in IEEE journal of solid-state circuits (01-11-2003)
    “…This paper describes a fully integrated single-chip CMOS mixed-signal system on a chip (SoC) for DVD player applications. It integrates one digital signal…”
    Get full text
    Journal Article
  15. 15

    Reduced substrate noise digital design for improving embedded analog performance by Nagata, M., Hijikata, K., Jin Nagai, Morie, T., Iwata, A.

    “…Substrate crosstalk reduction is necessary for reliable high performance mixed signal LSI design. The paper demonstrates more than 67% reduction as a…”
    Get full text
    Conference Proceeding Journal Article
  16. 16

    A pixel-parallel anisotropic diffusion algorithm for subjective contour generation by Youngjae Kim, Morie, T.

    “…Subjective contours are imaginary contours that the vision system in the human brain generates to complete missing image information. In order to generate…”
    Get full text
    Conference Proceeding
  17. 17
  18. 18

    A multinanodot floating-gate MOSFET circuit for spiking neuron models by Morie, T., Matsuura, T., Nagata, M., Iwata, A.

    Published in IEEE transactions on nanotechnology (01-09-2003)
    “…Spiking neuron models, which represent information in the form of spatiotemporal patterns in spike pulse trains, have attracted much attention recently in the…”
    Get full text
    Journal Article
  19. 19

    An 11-b 300-MS/s Double-Sampling Pipelined ADC With On-Chip Digital Calibration for Memory Effects by Miki, T., Morie, T., Ozeki, T., Dosho, S.

    Published in IEEE journal of solid-state circuits (01-11-2012)
    “…An 11-b 300-MS/s double sampling pipelined ADC with on-chip digital calibration for memory effects is presented. In double-sampling pipelined ADC architecture,…”
    Get full text
    Journal Article
  20. 20

    A physiological response (plasma cyclic amp) and a psychological response (STAI-A-state) to noise exposure and/or calculation task by Iwamoto, M., Ishii, F., Yoneda, J., Morie, T., Harada, N.

    Published in Journal of sound and vibration (05-10-1995)
    “…The effects of 90 dB(A) noise exposure and/or a calculation task on plasma cyclic AMP concentrations (physiological index) and STAI-A-State scores…”
    Get full text
    Journal Article