Search Results - "Mize, Loa"

Constraint analysis and debugging for multi-million instance SoC designs by Long Fei, Mize, Loa, Cho Moon, Mullen, Bill, Singhal, Sonia

“…Timing constraints are used by implementation tools in all design stages in modern design flows. With the growing complexity of designs and constraints, it is…”
Get full text

Automated timing model generation by Daga, A.J., Mize, L., Sripada, S., Wolff, C., Qiuyang Wu

“…The automated generation of timing models from gate-level netlists facilitates IP reuse and dramatically improves chip-level STA runtime in a hierarchical…”
Get full text

Automated timing model generation by Daga, Ajay J., Mize, Loa, Sripada, Subramanyam, Wolff, Chris, Wu, Qiuyang

“…The automated generation of timing models from gate-level netlists facilitates IP reuse and dramatically improves chip-level STA runtime in a hierarchical…”
Get full text