Search Results - "Memisevic, Elvedin"
-
1
Individual Defects in InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors Operating below 60 mV/decade
Published in Nano letters (12-07-2017)“…Tunneling field-effect transistors (TunnelFET), a leading steep-slope transistor candidate, is still plagued by defect response, and there is a large…”
Get full text
Journal Article -
2
High-Frequency Gate-All-Around Vertical InAs Nanowire MOSFETs on Si Substrates
Published in IEEE electron device letters (01-05-2014)“…We demonstrate a vertical InAs nanowire MOSFET integrated on Si substrate with an extrinsic peak cut-off frequency of 103 GHz and a maximum oscillation…”
Get full text
Journal Article -
3
III-V Heterostructure Nanowire Tunnel FETs
Published in IEEE journal of the Electron Devices Society (01-05-2015)“…In this paper, InAs/GaSb nanowire tunnel field-effect transistors (TFETs) are studied theoretically and experimentally. A 2-band 1-D analytic tunneling model…”
Get full text
Journal Article -
4
Scaling of Vertical InAs-GaSb Nanowire Tunneling Field-Effect Transistors on Si
Published in IEEE electron device letters (01-05-2016)“…We demonstrate improved performance due to enhanced electrostatic control achieved by diameter scaling and gate placement in vertical InAs-GaSb tunneling…”
Get full text
Journal Article -
5
Low-Frequency Noise in III-V Nanowire TFETs and MOSFETs
Published in IEEE electron device letters (01-11-2017)“…We present a detailed analysis of low-frequency noise (LFN) measurements in vertical III-V nanowire tunnel field-effect transistors (TFETs), which help to…”
Get full text
Journal Article -
6
InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors
Published in IEEE transactions on electron devices (01-11-2017)“…Tunnel field-effect transistors with ability to operate well below the thermal limit (with a demonstrated 43 mV/decade at VDS = 0.1 V) are characterized in…”
Get full text
Journal Article -
7
Nanowire Tunnel FET with Simultaneously Reduced Subthermionic Subthreshold Swing and Off-Current due to Negative Capacitance and Voltage Pinning Effects
Published in Nano letters (13-05-2020)“…Nanowire tunnel field-effect transistors (TFETs) have been proposed as the most advanced one-dimensional (1D) devices that break the thermionic 60 mV/decade of…”
Get full text
Journal Article -
8
Vertical Nanowire TFETs With Channel Diameter Down to 10 nm and Point SMIN of 35 mV/Decade
Published in IEEE electron device letters (01-07-2018)“…We present experimental data from vertical InAs/InGaAsSb/GaSb nanowire tunnel field-effect transistors with channel diameter scaled down to 10 nm and ability…”
Get full text
Journal Article -
9
Molybdenum nanopillar arrays: Fabrication and engineering
Published in Physica. E, Low-dimensional systems & nanostructures (01-10-2021)“…We report on the fabrication of molybdenum (Mo) nanopillar (NP) arrays with NP diameters down to 75 nm by means of deep-reactive ion etching at cryogenic…”
Get full text
Journal Article -
10
Capacitance Measurements in Vertical III-V Nanowire TFETs
Published in IEEE electron device letters (01-07-2018)“…By measuring scattering parameters over a wide range of bias points, we study the intrinsic gate capacitance as well as the charge partitioning of vertical…”
Get full text
Journal Article -
11
Single‐Shot Fabrication of Semiconducting–Superconducting Nanowire Devices
Published in Advanced functional materials (01-08-2021)“…Semiconducting–superconducting hybrids are vital components for the realization of high‐performance nanoscale devices. In particular,…”
Get full text
Journal Article -
12
Vertical Nanowire TFETs With Channel Diameter Down to 10 nm and Point S MIN of 35 mV/Decade
Published in IEEE electron device letters (01-07-2018)“…We present experimental data from vertical InAs/InGaAsSb/GaSb nanowire tunnel field-effect transistors with channel diameter scaled down to 10 nm and ability…”
Get full text
Journal Article -
13
Impact of Band-Tails on the Subthreshold Swing of III-V Tunnel Field-Effect Transistor
Published in IEEE electron device letters (01-12-2017)“…We present a simple model to evaluate the sharpness of the band edges for tunnel field-effect transistors (TFETs) by comparing the subthreshold swing and the…”
Get full text
Journal Article -
14
Tuning of Source Material for InAs/InGaAsSb/GaSb Application-Specific Vertical Nanowire Tunnel FETs
Published in ACS applied electronic materials (22-09-2020)“…Tunnel field-effect transistors (TFETs) are promising candidates that have demonstrated potential for and beyond the 3 nm technology node. One major challenge…”
Get full text
Journal Article -
15
Random telegraph signal noise in tunneling field-effect transistors with S below 60 mV/decade
Published in 2017 47th European Solid-State Device Research Conference (ESSDERC) (01-09-2017)“…Single gate oxide defects in strongly scaled Tunneling Field-Effect Transistors with an inverse subthreshold slope well below 60 mV/decade are investigated by…”
Get full text
Conference Proceeding -
16
RF Characterization of Vertical InAs Nanowire MOSFETs with f(t) and f(max) above 140 GHz
Published in 26th International Conference on Indium Phosphide and Related Materials (IPRM),2014-05-11 - 2014-05-15 (2014)“…We present RF characterization of vertical gateall- around InAs nanowire MOSFETs integrated on Si substrates with peak f(t) = 142 GHz and f(max) = 155 GHz,…”
Get full text
Conference Proceeding -
17
Effect of Gate Oxide Defects on Tunnel Transistor RF Performance
Published in 2018 76th Device Research Conference (DRC) (01-06-2018)“…Tunnel field-effect transistors (TFETs) are designed for low off-state leakage and low drive voltages. To investigate how capable TFETs are of RF operation, we…”
Get full text
Conference Proceeding -
18
RF characterization of vertical InAs nanowire MOSFETs with ft and fmax above 140 GHz
Published in 26th International Conference on Indium Phosphide and Related Materials (IPRM) (01-05-2014)“…We present RF characterization of vertical gate-all-around InAs nanowire MOSFETs integrated on Si substrates with peak f t = 142 GHz and f max = 155 GHz,…”
Get full text
Conference Proceeding -
19
Trap-Aware Compact Modeling and Power-Performance Assessment of III-V Tunnel FET
Published in 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S) (01-10-2018)“…We report, for the first time, on a SPICE simulation study of the circuit-level power-performance impact of device traps in a state-of-the-art III-V…”
Get full text
Conference Proceeding -
20
Single-shot fabrication of semiconducting-superconducting nanowire devices
Published 14-09-2020“…Semiconducting-superconducting nanowires attract widespread interest owing to the possible presence of non-abelian Majorana zero modes, which hold promise for…”
Get full text
Journal Article