Search Results - "Meijer, Maurice"
-
1
BitWave: Exploiting Column-Based Bit-Level Sparsity for Deep Learning Acceleration
Published in 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA) (02-03-2024)“…Bit-serial computation facilitates bit-wise sequential data processing, offering numerous benefits, such as a reduced area footprint and dynamically-adaptive…”
Get full text
Conference Proceeding -
2
Power Challenges Caused by IOT Edge Nodes: Securing and Sensing Our World
Published in 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD) (01-05-2019)“…This paper discusses power challenges caused by an explosion in data driven application at the Edge of IOT. How technology, power management techniques,…”
Get full text
Conference Proceeding -
3
Digital Systems Power Management for High Performance Mixed Signal Platforms
Published in IEEE transactions on circuits and systems. I, Regular papers (01-04-2014)“…High performance mixed signal (HPMS) platforms require stringent overall system and subsystem performance. The ability to design ultra-low power systems is…”
Get full text
Journal Article -
4
Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits
Published in IEEE transactions on very large scale integration (VLSI) systems (01-01-2012)“…Worst-case design uses extreme process corner conditions which rarely occur. This limits maximum speed specifications and costs additional power due to area…”
Get full text
Journal Article -
5
Logic synthesis of low-power ICs with ultra-wide voltage and frequency scaling
Published in 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01-03-2014)“…For low-power digital ICs with ultra-wide voltage and frequency scaling (e.g., from the nominal supply voltage to the sub/near-threshold regime), achieving…”
Get full text
Conference Proceeding -
6
Analysis of the Influence of Substrate on the Performance of On-Chip MOS Decoupling Capacitors
Published in IEEE journal of solid-state circuits (01-02-2009)“…The interaction between substrate and devices is normally neglected during the design of on-chip MOS decoupling capacitors (decaps). However, it may…”
Get full text
Journal Article -
7
A 350nA voltage regulator for 90nm CMOS digital circuits with Reverse-Body-Bias
Published in 2011 Proceedings of the ESSCIRC (ESSCIRC) (01-09-2011)“…An ultra-low power CMOS 90nm Reverse-Body-Bias generator is proposed to reduce digital circuit leakage. A Switched-Capacitor-Converter (SCC) and a Low-Drop-Out…”
Get full text
Conference Proceeding -
8
CMDS: Cross-layer Dataflow Optimization for DNN Accelerators Exploiting Multi-bank Memories
Published 14-06-2024“…2023 24th International Symposium on Quality Electronic Design (ISQED) Deep neural networks (DNN) use a wide range of network topologies to achieve high…”
Get full text
Journal Article -
9
Artifact: End-to-End Multi-Modal Tiny-CNN for Cardiovascular Monitoring on Sensor Patches
Published in 2024 IEEE International Conference on Pervasive Computing and Communications Workshops and other Affiliated Events (PerCom Workshops) (11-03-2024)“…This document describes the content and usage of the code artifact files of the original paper "End-to-End Multi-Modal Tiny-CNN for Cardiovascular Monitoring…”
Get full text
Conference Proceeding -
10
Influence of metal coverage on transistor mismatch and variability in copper damascene based CMOS technologies
Published in 2010 International Conference on Microelectronic Test Structures (ICMTS) (01-03-2010)“…This paper summarizes a comprehensive study on the effect of asymmetrical metal coverage on matching performance for a 45 nm copper damascene based CMOS…”
Get full text
Conference Proceeding -
11
Characterization of STI Edge Effects on CMOS Variability
Published in IEEE transactions on semiconductor manufacturing (01-02-2009)“…Layout effects (well proximity effect, gate-STI distance effect, litho proximity effects, etc.) can lead to significant deviations between measured and modeled…”
Get full text
Journal Article -
12
CMDS: Cross-layer Dataflow Optimization for DNN Accelerators Exploiting Multi-bank Memories
Published in 2023 24th International Symposium on Quality Electronic Design (ISQED) (05-04-2023)“…Deep neural networks (DNN) use a wide range of network topologies to achieve high accuracy within diverse applications. This model diversity makes it…”
Get full text
Conference Proceeding -
13
End-to-End Multi-Modal Tiny-CNN for Cardiovascular Monitoring on Sensor Patches
Published in 2024 IEEE International Conference on Pervasive Computing and Communications (PerCom) (11-03-2024)“…The vast majority of cardiovascular diseases are avoidable or treatable by preventive measures and early de-tection. To efficiently detect early signs and risk…”
Get full text
Conference Proceeding -
14
Methodology to evaluate long channel matching deterioration and effects of transistor segmentation on MOSFET matching
Published in 2010 International Conference on Microelectronic Test Structures (ICMTS) (01-03-2010)“…This paper summarizes an experimental study on matching of long NMOS transistors and the effects of splitting-up long transistors into series of short…”
Get full text
Conference Proceeding -
15
A forward body bias generator for digital CMOS circuits with supply voltage scaling
Published in 2010 IEEE International Symposium on Circuits and Systems (ISCAS) (01-05-2010)“…We propose a new fully-integrated forward body bias (FBB) generator that holds its voltage constant relative to the (scalable) power supply of a digital IP…”
Get full text
Conference Proceeding -
16
Influence of STI stress on drain current matching in advanced CMOS
Published in 2008 IEEE International Conference on Microelectronic Test Structures (01-03-2008)“…Using a dedicated set of - asymmetrically designed - matched pair test structures and a data analysis technique based on so-called mismatch sweeps, we answer…”
Get full text
Conference Proceeding -
17
Active noise cancellation using aggressor-aware clamping circuit for robust on-chip communication
Published in 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (2005)“…As the IC process technology scales the on-chip wiring network becomes denser. Increasing aspect ratios of the on-chip interconnects lead to higher coupling…”
Get full text
Conference Proceeding -
18
Technology scaling of critical charges in storage circuits based on cross-coupled inverter-pairs
Published in 2004 IEEE International Reliability Physics Symposium. Proceedings (2004)“…Soft error rate is an important reliability issue in deep-submicron IC design. Crucial is the impact of technology scaling on the critical charges of SRAM…”
Get full text
Conference Proceeding -
19
Limits to performance spread tuning using adaptive voltage and body biasing
Published in 2005 IEEE International Symposium on Circuits and Systems (ISCAS) (2005)“…We examine technology constraints on tuning active power and delay using adaptive voltage scaling (AVS) and adaptive body biasing (ABB) design techniques. To…”
Get full text
Conference Proceeding -
20
Body bias driven design synthesis for optimum performance per area
Published in 2010 11th International Symposium on Quality Electronic Design (ISQED) (01-03-2010)“…Worst-case design uses extreme process corner conditions which rarely occur. This costs additional power due to area over-dimensioning during synthesis. We…”
Get full text
Conference Proceeding