Search Results - "Medeiro, F"
-
1
A CMOS 110-dB@40-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-delta Modulator for low-power high-linearity automotive sensor ASICs
Published in IEEE journal of solid-state circuits (01-11-2005)“…This paper describes a 0.35-/spl mu/m CMOS chopper-stabilized switched-capacitor 2-1 cascade /spl Sigma//spl Delta/ modulator for automotive sensor interfaces…”
Get full text
Journal Article -
2
Guest Editorial for January 2004 Special Issue
Published in IEEE transactions on circuits and systems. I, Regular papers (01-03-2004)Get full text
Journal Article -
3
A vertically integrated tool for automated design of ΣΔ modulators
Published in IEEE journal of solid-state circuits (01-07-1995)Get full text
Journal Article -
4
High-level synthesis of switched-capacitor, switched-current and continuous-time /spl Sigma//spl Delta/ modulators using SIMULINK-based time-domain behavioral models
Published in IEEE transactions on circuits and systems. I, Regular papers (01-09-2005)“…This paper presents a high-level synthesis tool for /spl Sigma//spl Delta/ modulators (/spl Sigma//spl Delta/Ms) that combines an accurate SIMULINK-based…”
Get full text
Journal Article -
5
Statistical optimization-based approach for automated sizing of analog cells
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-01-1994)“…This paper presents a CAD tool for automated sizing of analog cells using statistical optimization in a simulation based approach. A nonlinear penalty-like…”
Get full text
Journal Article -
6
High resolution CMOS current comparators: design and applications to current-mode function generation
Published in Analog integrated circuits and signal processing (01-03-1995)Get full text
Journal Article -
7
Global design of analog cells using statistical optimization techniques
Published in Analog integrated circuits and signal processing (01-11-1994)“…We present a methodology for automated sizing of analog cells using statistical optimization in a simulation based approach. This methodology enables us to…”
Get full text
Journal Article -
8
A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-μm single-poly technology
Published in IEEE journal of solid-state circuits (01-06-1999)Get full text
Journal Article -
9
A CMOS 110-dB%4040-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-delta Modulator for low-power high-linearity automotive sensor ASICs
Published in IEEE journal of solid-state circuits (01-11-2005)“…This paper describes a 0.35-mum CMOS chopper-stabilized switched-capacitor 2-1 cascade /spl Sigma//spl Delta/ modulator for automotive sensor interfaces. The…”
Get full text
Journal Article -
10
A 2.5-V CMOS wideband sigma-delta modulator
Published in Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412) (2003)Get full text
Conference Proceeding -
11
A CMOS 0.8 μm fully differential current mode buffer for HF SI circuits
Published in Microelectronics (01-11-1998)“…We present a high-frequency fully-differential current-mode buffer to interface off-chip currents with no significant degradation of the frequency response,…”
Get full text
Journal Article -
12
-
13
-
14
A CMOS 110-dB0-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-delta Modulator for low-power high-linearity automotive sensor ASICs
Published in IEEE journal of solid-state circuits (01-01-2005)“…This paper describes a 0.35- mu m CMOS chopper-stabilized switched-capacitor 2-1 cascade capital sigma Delta modulator for automotive sensor interfaces. The…”
Get full text
Journal Article -
15
Architectures and design considerations for wireline SigmaDelta modulators beyond ADSL
Published in Measurement : journal of the International Measurement Confederation (01-06-2005)“…In this paper we discuss design considerations for sigma-delta modulators (SigmaDeltaMs) aimed at high-linearity high-speed A/D conversion, as required in…”
Get full text
Journal Article -
16
Architectures and design considerations for wireline ΣΔ modulators beyond ADSL
Published in Measurement : journal of the International Measurement Confederation (01-06-2005)“…In this paper we discuss design considerations for sigma–delta modulators (ΣΔMs) aimed at high-linearity high-speed A/D conversion, as required in emerging…”
Get full text
Journal Article -
17
A vertically integrated tool for automated design of /Sigma//Delta/ modulators
Published in IEEE journal of solid-state circuits (01-07-1995)“…We present a tool that starting from high-level specifications of switched-capacitor (SC) /Sigma//Delta/ modulators calculates optimum specifications for their…”
Get full text
Journal Article -
18
A 13-bit, 2.2-MS/s, 55-mW multibit cascade /spl Sigma//spl Delta/ modulator in CMOS 0.7-/spl mu/m single-poly technology
Published in IEEE journal of solid-state circuits (01-06-1999)“…This paper presents a CMOS 0.7-/spl mu/m /spl Sigma//spl Delta/ modulator IC that achieves 13-bit dynamic range at 2.2 MS/s with an oversampling ratio of 16…”
Get full text
Journal Article -
19
A 13-bit, 2.2-MS/s, 55-mW multibit cascade Delta modulatorin CMOS 0.7-mu m single-poly technology
Published in IEEE journal of solid-state circuits (01-06-1999)“…This paper presents a CMOS 0.7-mum Delta modulator IC that achieves 13-bit dynamic range at 2.2 MS/s with an oversampling ratio of 16. It uses fully…”
Get full text
Journal Article -
20
Highly linear 2.5-V CMOS /spl Sigma//spl Delta/ modulator for ADSL
Published in IEEE transactions on circuits and systems. I, Regular papers (01-01-2004)“…We present a 90-dB spurious-free dynamic range sigma-delta modulator (/spl Sigma//spl Delta/M) for asymmetric digital subscriber line applications (both ADSL…”
Get full text
Journal Article