Search Results - "Magarshack, P."

  • Showing 1 - 17 results of 17
Refine Results
  1. 1

    Guest Editors' Introduction: Design for Yield and Reliability by Zorian, Y., Gizopoulos, D., Vandenberg, C., Magarshack, P.

    Published in IEEE design & test of computers (01-05-2004)
    “…Presents the guest editorial for this issue of the publication…”
    Get full text
    Journal Article
  2. 2

    Improving SoC design quality through a reproducible design flow by Magarshack, P.

    Published in IEEE design & test of computers (01-01-2002)
    “…The author examines the dynamics of system-on-a-chip design and addresses the fundamental question of whether there is a reproducible process for achieving the…”
    Get full text
    Journal Article
  3. 3

    Low-Power Design Solutions for Wireless Multimedia SoCs by Schoellkopf, J.-P., Magarshack, P.

    Published in IEEE design & test of computers (01-03-2009)
    “…With advanced semiconductor technology nodes, power management has become a global problem. In battery powered applications, this problem is even more…”
    Get full text
    Journal Article
  4. 4

    System-on-chip beyond the nanometer wall by Magarshack, Philippe, Paulin, Pierre G.

    “…In this paper, we analyze the emerging trends in the design of complex Systems-on-a-Chip for nanometer-scale semiconductor technologies and their impact on…”
    Get full text
    Conference Proceeding
  5. 5

    "The IC nanometer race -- what will it take to win?" by Singer, G., Magarshack, P., Buss, D., Hsu, F.-C., Kang, H.-K.

    “…Creating ICs in the nanometer age is a high-stakes race that few companies can afford to compete in - and even fewer can win. Hear how senior technologists…”
    Get full text
    Conference Proceeding
  6. 6
  7. 7
  8. 8

    Beyond the horizon: The next 10x reduction in power - Challenges and solutions by Rabaey, J, DeMan, H, Horowitz, M, Sakurai, T, Sun, J, Dobberpuhl, D, Itoh, K, Magarshack, P, Abidi, A, Eul, H

    “…Summary form only given. The energy efficiency of electronic circuits has dramatically improved over the past two decades. At the same time, computation,…”
    Get full text
    Conference Proceeding
  9. 9

    Datapath implementation: bit-slice structure versus standard cells by Leveugle, R., Safinia, C., Magarshack, P., Sponga, L.

    Published in Euro ASIC '92 (1992)
    “…In some CAD systems, the implementation of regular or semi-regular datapaths is eased by providing specific tools, called 'datapath compilers'. These tools…”
    Get full text
    Conference Proceeding Journal Article
  10. 10

    Panel: "DFM/DFY: Should You Trust the Surgeon or the Family Doctor?" by Aitken, R., Domic, A., Guardiani, C., Magarshack, P., Pattullo, D., Sawicki, J.

    “…Everybody agrees that curing DFM/DFY issues is of paramount importance at 65 nanometers and beyond. Unfortunately, there is disagreement about how and when to…”
    Get full text
    Conference Proceeding
  11. 11
  12. 12

    Gaining 10x in energy efficiency in the next decade in consumer products by Magarshack, P., Cathelin, A.

    “…In the last two decades, Semiconductors have successively enabled disruptive market expansions in the PC, consumer and Mobility markets. Electronics have now…”
    Get full text
    Conference Proceeding
  13. 13

    DAC technologist panel "the IC nanometer race - what will it take to win" by Rhines, W.C., Parker, L., Singer, G., Magarshack, P., Buss, D., Fu-Chieh Hsu, Ho-Kyu Kang

    “…Creating ICs in the nanometer age is a high-stakes race that few companies can afford to compete in - and even fewer can win. Hear how senior technologists…”
    Get full text
    Conference Proceeding
  14. 14

    A fast data path multiplier by Priol, C., Magarshack, P.

    Published in Euro ASIC '91 (1991)
    “…The authors describe a highly configurable, compiled, fast data path multiplier implemented in the CSAM ASIC technology-independent library based on the…”
    Get full text
    Conference Proceeding
  15. 15

    Computer aids for high performance CMOS custom design by Poon, T.C., Oh, Y.T., Oswald, W.A., Magarshack, P.

    “…A set of design tools that creates the framework for a loading-edge full-custom design methodology has been developed. The tools provide the design flexibility…”
    Get full text
    Conference Proceeding
  16. 16
  17. 17

    Comprehensive CAD support for boundary scan implementation in ASICs by Lestrat, P., Leveugle, R., Magarshack, P.

    Published in Euro ASIC '91 (1991)
    “…The authors review the complete automated implementation of the IEEE P1149.1 boundary scan standard proposed in the CSAM ASIC compiled technology-independent…”
    Get full text
    Conference Proceeding