Search Results - "Low, Jeremy Yung Shern"
-
1
Erratum to “Efficient VLSI Implementation of Scaling of Signed Integer in RNS {}” [Oct 13 1936-1940]
Published in IEEE transactions on very large scale integration (VLSI) systems (01-04-2016)“…The authors would like to point out the following correction in the total power consumptions recorded in Table IV of the published article [1] . The total…”
Get full text
Journal Article -
2
Simple, Fast, and Exact RNS Scaler for the Three-Moduli Set [Formula Omitted]
Published in IEEE transactions on circuits and systems. I, Regular papers (01-11-2011)“…Scaling in RNS has always been conceived as a performance bottleneck similar to the residue-to-binary conversion problem due to the inefficient intermodulo…”
Get full text
Journal Article -
3
Erratum to "Efficient VLSI Implementation of 2^ Scaling of Signed Integer in RNS -1 , 2^ , 2^ +1$ }" [Oct 13 1936-1940]
Published in IEEE transactions on very large scale integration (VLSI) systems (01-04-2016)“…The authors would like to point out the following correction in the total power consumptions recorded in Table IV of the published article <xref…”
Get full text
Journal Article -
4
An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS
Published in IEEE transactions on circuits and systems. I, Regular papers (01-06-2011)“…Lowering power consumption and increasing noise margin have become two central topics in every state of the art SRAM design. Due to parameter fluctuations in…”
Get full text
Journal Article -
5
A New Approach to the Design of Efficient Residue Generators for Arbitrary Moduli
Published in IEEE transactions on circuits and systems. I, Regular papers (01-09-2013)“…Recent analyses demonstrate that operations in some bases of Residue Number System (RNS) exhibit higher resiliency to process variations than in normal binary…”
Get full text
Journal Article -
6
-
7
Efficient VLSI Implementation of [Formula Omitted] Scaling of Signed Integer in RNS [Formula Omitted]
Published in IEEE transactions on very large scale integration (VLSI) systems (01-10-2013)“…Scaling is a problematic operation in residue number system (RNS) but a necessary evil in implementing many digital signal processing algorithms for which RNS…”
Get full text
Journal Article -
8
Efficient VLSI Implementation of 2 n Scaling of Signed Integer in RNS { 2 n - 1 , 2 n ,2 n + 1 }
Published in IEEE transactions on very large scale integration (VLSI) systems (01-10-2013)“…Scaling is a problematic operation in residue number system (RNS) but a necessary evil in implementing many digital signal processing algorithms for which RNS…”
Get full text
Journal Article -
9
Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM
Published in IEEE transactions on very large scale integration (VLSI) systems (01-02-2011)“…A new current-mode sense amplifier is presented. It extensively utilizes the cross-coupled inverters for both local and global sensing stages, hence achieving…”
Get full text
Journal Article -
10
Efficient VLSI Implementation of 2^} Scaling of Signed Integer in RNS -1, 2^,2^+1
Published in IEEE transactions on very large scale integration (VLSI) systems (01-10-2013)“…Scaling is a problematic operation in residue number system (RNS) but a necessary evil in implementing many digital signal processing algorithms for which RNS…”
Get full text
Journal Article -
11
Simple, Fast, and Exact RNS Scaler for the Three-Moduli Set \ - 1, 2^, 2^ + 1
Published in IEEE transactions on circuits and systems. I, Regular papers (01-11-2011)“…Scaling in RNS has always been conceived as a performance bottleneck similar to the residue-to-binary conversion problem due to the inefficient intermodulo…”
Get full text
Journal Article -
12
A fast and compact circuit for integer square root computation based on Mitchell logarithmic method
Published in 2012 IEEE International Symposium on Circuits and Systems (ISCAS) (01-05-2012)“…A novel non-iterative circuit for computing integer square root based on logarithm is proposed in the paper. Mitchell's methods are used for the logarithmic…”
Get full text
Conference Proceeding -
13
A new RNS scaler for
Published in 2011 IEEE International Symposium of Circuits and Systems (ISCAS) (01-05-2011)“…This paper presents an efficient RNS scaling algorithm for the balanced special moduli set {2 n -1, 2 n , 2 n +1}. By exploiting the relationship between the…”
Get full text
Conference Proceeding -
14
A signed integer programmable power-of-two scaler for RNS
Published in 2013 IEEE International Symposium on Circuits and Systems (ISCAS) (01-05-2013)“…Scaling is used for wordlength reduction in many DSP algorithms. Variable scaler provides greater flexibility than fixed scaler and allows for more efficient…”
Get full text
Conference Proceeding -
15
A novel counter-based low complexity inner-product architecture for high speed inputs
Published in 2010 IEEE International Symposium on Circuits and Systems (ISCAS) (01-05-2010)“…This paper presents a new methodology of multiplierless implementation of inner-product computation. The inner-product computation is decomposed to form an…”
Get full text
Conference Proceeding -
16
A unified RNS scaler with dual scaling constants
Published in 2012 IEEE Asia Pacific Conference on Circuits and Systems (01-12-2012)“…Scaling is often used to prevent overflow in digital signal processing (DSP). Unfortunately, scaling in residue number system (RNS) consumes significant…”
Get full text
Conference Proceeding -
17
Performance analysis of different special moduli sets for RNS-based inner product step processor
Published in The 2010 International Conference on Green Circuits and Systems (01-06-2010)“…This paper studies the performance of RNS-based inner product step processor of different special moduli sets. The processor is generic with programmable…”
Get full text
Conference Proceeding -
18
A compact 16-bit dual-slope integrating circuit for direct analog-to-residue conversion
Published in 2012 IEEE Asia Pacific Conference on Circuits and Systems (01-12-2012)“…This paper presents a new 16-bit analog-to-residue converter (ARC) for a three moduli set {2 6 -1, 2 6 , 2 6 +1} RNS with a dynamic range of 18 bits. Based on…”
Get full text
Conference Proceeding -
19
An 8T SRAM cell with column-based dynamic supply voltage for bit-interleaving
Published in 2010 IEEE Asia Pacific Conference on Circuits and Systems (01-12-2010)“…Lowering power consumption and increasing noise margin have become two central topics in every state of the art SRAM design. Several 8T and 10T cell designs…”
Get full text
Conference Proceeding -
20
A full current-mode sense amplifier for low-power SRAM applications
Published in APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems (01-11-2008)“…A full current-mode sense amplifier is presented. It extensively utilizes the cross-coupled inverters for both local and global sensing stages, hence achieving…”
Get full text
Conference Proceeding