Search Results - "Loehlein, D"

Refine Results
  1. 1
  2. 2
  3. 3

    N-Acetyltransferase 1 in Colon and Rectal Cancer Cases from an Industrialized Area by Roemer, Hermann C., Weistenhöfer, Wobbeke, Löhlein, Dietrich, Geller, Frank, Blömeke, Brunhilde, Golka, Klaus

    “…Colon and rectal cancers are both associated with genetic as well as nutritional, occupational, and environmental factors. Aromatic amines and heterocyclic…”
    Get full text
    Journal Article
  4. 4
  5. 5

    Glutathione S-Transferase P1 ILE105Val Polymorphism in Occupationally Exposed Bladder Cancer Cases by Kopps, Silke, Angeli-Greaves, Miriam, Blaszkewicz, Meinolf, Prager, Hans-Martin, Roemer, Hermann C., Löhlein, Dietrich, Weistenhöfer, Wobbeke, Bolt, Hermann M., Golka, Klaus

    “…The genotype glutathione S-transferase P1 (GSTP1) influences the risk for bladder cancer among Chinese workers occupationally exposed to benzidine. Studies of…”
    Get full text
    Journal Article
  6. 6
  7. 7

    Sequential transarterial chemoembolization for unresectable advanced hepatocellular carcinoma by JAEGER, H. J, MEHRING, U.-M, CASTANEDA, F, HASSE, F, BLUMHARDT, G, LOEHLEIN, D, MATHIAS, K. D

    “…The aim of this prospective study was to evaluate the feasibility, safety, and efficacy of sequential transarterial chemoembolization (TACE) for patients with…”
    Get full text
    Journal Article
  8. 8

    A fast 256K DRAM designed for a wide range of applications by Baier, E.K., Clemen, R., Haug, W., Fischer, W., Mueller, R., Loehlein, W.D., Barsuhn, H.

    Published in IEEE journal of solid-state circuits (01-10-1984)
    “…A 256K DRAM designed for a variety of organizations and operation modes is described. The chip may be organized as 64K/spl times/4, 128K/spl times/2, or…”
    Get full text
    Journal Article
  9. 9
  10. 10
  11. 11
  12. 12
  13. 13
  14. 14

    A mainframe processor in CMOS technology with 0.5 mu m channel length by Schettler, H., Hajdu, J., Getzlaff, K., Loehlein, W.-D., Starke, C.-W.

    “…A prototype of a processor chip set with a mainframe architecture is implemented using five CMOS standard cell chips. High performance is achieved by wide…”
    Get full text
    Conference Proceeding
  15. 15
  16. 16
  17. 17
  18. 18
  19. 19
  20. 20