Search Results - "Litsios, J."

  • Showing 1 - 11 results of 11
Refine Results
  1. 1

    Towards an analog system design environment by Degrauwe, M.G.R., Goffart, B.L.A.G., Meixenberger, C., Pierre, M.L.A., Litsios, J.B., Rijmenants, J., Nys, O.J.A.P., Dijkstra, E., Joss, B., Meyvaert, M.K.C.M., Schwarz, T.R., Pardoen, M.D.

    Published in IEEE journal of solid-state circuits (01-06-1989)
    “…An analog circuit design environment and its key features are presented. These are multifunctionality, advanced modeling, novel simulation approaches, general…”
    Get full text
    Journal Article
  2. 2

    TCAD in power device design and optimization by Fichtner, W., Feudel, T., Kells, K., Lilja, K., Litsios, J., Muller, S., Strecker, N.

    “…The simulation of power semiconductor devices is faced with several problems that are not usually found in VLSI device modeling: the huge and often complicated…”
    Get full text
    Conference Proceeding Journal Article
  3. 3

    Device simulation for smart integrated systems (DESSIS) by Baccarani, G., Rudan, M., Lorenzini, M., Fichtner, W., Litsios, J., Schenk, A., van Staa, P., Kaeser, L., Kampmann, A., Marmiroli, A., Sala, C., Ravanelli, E.

    “…In this paper we present the most important achievements of the ESPRIT 6075 (DESSIS) Project, which was carried out in the period 1992-1995 with the…”
    Get full text
    Conference Proceeding
  4. 4

    ILAC: an automated layout tool for analog CMOS circuits by Rijmenants, J., Litsios, J.B., Schwarz, T.R., Degrauwe, M.G.R.

    Published in IEEE journal of solid-state circuits (01-04-1989)
    “…ILAC (interactive layout of analog CMOS circuits) is a process-independent tool that automatically generates geometrical layout for analog CMOS cells from a…”
    Get full text
    Journal Article
  5. 5

    Automatic discretization and analytical Jacobian generation for device simulation using a physical-model description language by Litsios, J., Fichtner, W.

    “…This paper presents the concept of a physical-model description language, a high level modeling language far semiconductor device simulation. Two major issues…”
    Get full text
    Conference Proceeding
  6. 6
  7. 7

    Design strategies versus numerical optimization for analog circuits by Goffart, B., Litsios, J., Degrauwe, M.

    “…A design environment allowing the design analysis and optimization of analog building blocks, such as amplifiers, voltage references, etc., has been developed…”
    Get full text
    Conference Proceeding
  8. 8

    ILAC: an automated layout tool for analog CMOS circuits by Rijmenants, J., Schwarz, T., Litsios, J., Zinszner, R.

    “…A description is given of ILAC (Interactive Layout of Analog CMOS Circuits), a CAD (computer-aided design) tool that automatically generates geometrical layout…”
    Get full text
    Conference Proceeding
  9. 9
  10. 10

    An open design tool for analog circuits by Jongsma, J., Meixenberger, C., Goffart, B., Litsios, J., Pierre, M., Seda, S., Di Domenico, G., Deck, P., Menevaut, L., Degrauwe, M.

    “…An analog design automation system is presented. The system is capable of designing, analyzing and optimizing analog circuits in MOS, bipolar or BiCMOS…”
    Get full text
    Conference Proceeding
  11. 11

    The ADAM analog design automation system by DeGrauwe, M., Goffart, B., Joss, B., Rijmenants, J., Meixenberger, C., Schwarz, T., Litsios, J., Seda, S., Pierre, M., Jongsma, J., Scarnera, C., Hornstein, T., Deck, P.

    “…An open analog design system is presented that can generate layouts of analog cells and subsystems starting from desired functional specifications and a…”
    Get full text
    Conference Proceeding