Search Results - "Lebedev, Ilia"
-
1
DAWG: a defense against cache timing attacks in speculative execution processors
Published in 2018 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) (20-10-2018)“…Software side channel attacks have become a serious concern with the recent rash of attacks on speculative processor architectures. Most attacks that have been…”
Get full text
Conference Proceeding -
2
Exploring Many-Core Design Templates for FPGAs and ASICs
Published in International journal of reconfigurable computing (2012)“…We present a highly productive approach to hardware design based on a many-core microarchitectural template used to implement compute-bound applications…”
Get full text
Journal Article -
3
Invited Paper: Secure Boot and Remote Attestation in the Sanctum Processor
Published in 2018 IEEE 31st Computer Security Foundations Symposium (CSF) (01-07-2018)“…During the secure boot process for a trusted execution environment, the processor must provide a chain of certificates to the remote client demonstrating that…”
Get full text
Conference Proceeding -
4
PriviPK: Certificate-less and secure email communication
Published in Computers & security (01-09-2017)“…We introduce PriviPK, an infrastructure that is based on a novel combination of certificateless (CL) cryptography and key transparency techniques to enable e2e…”
Get full text
Journal Article -
5
Spatial landscape differentiation of the coastal geostructure of the Shkota Island, Sea of Japan
Published in Journal of water and land development (30-09-2020)“…Existing plans for the development of the continental coast and the islands of the Peter the Great Bay suggest establish-ing of large economic clusters. The…”
Get full text
Journal Article -
6
Sanctorum: A lightweight security monitor for secure enclaves
Published in 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01-03-2019)“…Enclaves have emerged as a particularly compelling primitive to implement trusted execution environments: strongly isolated sensitive user-mode processes in a…”
Get full text
Conference Proceeding -
7
Design tradeoffs for simplicity and efficient verification in the Execution Migration Machine
Published in 2013 IEEE 31st International Conference on Computer Design (ICCD) (01-10-2013)“…As transistor technology continues to scale, the architecture community has experienced exponential growth in design complexity and significantly increasing…”
Get full text
Conference Proceeding -
8
Sanctorum: A lightweight security monitor for secure enclaves
Published 26-12-2018“…Enclaves have emerged as a particularly compelling primitive to implement trusted execution environments: strongly isolated sensitive user-mode processes in a…”
Get full text
Journal Article -
9
MI6: Secure Enclaves in a Speculative Out-of-Order Processor
Published 23-12-2018“…Recent attacks have broken process isolation by exploiting microarchitectural side channels that allow indirect access to shared microarchitectural state…”
Get full text
Journal Article -
10
Risk factors for perioperative complications and recurrences in hematogenous pyogenic vertebral osteomyelitis: analysis of a monocentric cohort
Published in Geniĭ ortopedii = Genij ortopedii (01-12-2021)“…Study design Retrospective analysis of a single-center cohort of patients with pyogenic vertebral osteomyelitis. The purpose of the study was to review risk…”
Get full text
Journal Article -
11
Mission Assurance: Beyond Secure Processing
Published in 2018 IEEE International Conference on Software Quality, Reliability and Security Companion (QRS-C) (01-07-2018)“…The processor of a drone runs essential functions of sensing, communications, coordination, and control. This is the conventional view. But in today's cyber…”
Get full text
Conference Proceeding -
12
OpenRCL: Low-Power High-Performance Computing with Reconfigurable Devices
Published in 2010 International Conference on Field Programmable Logic and Applications (01-08-2010)“…This work presents the Open Reconfigurable Computing Language (OpenRCL) system designed to enable low-power high-performance reconfigurable computing with…”
Get full text
Conference Proceeding -
13
Hardware-level thread migration in a 110-core shared-memory multiprocessor
Published in 2013 IEEE Hot Chips 25 Symposium (HCS) (01-08-2013)“…Advantages - significantly reduces traffic on high-locality workloads up to 14x reduction in traffic in some benchmarks - simple to implement and verify…”
Get full text
Conference Proceeding -
14
MARC: A Many-Core Approach to Reconfigurable Computing
Published in 2010 International Conference on Reconfigurable Computing and FPGAs (01-12-2010)“…We present a Many-core Approach to Reconfigurable Computing (MARC), enabling efficient high-performance computing for applications expressed using parallel…”
Get full text
Conference Proceeding