Search Results - "Krishnan, S.C."

  • Showing 1 - 8 results of 8
Refine Results
  1. 1

    Error-Correcting Codes for Ternary Content Addressable Memories by Krishnan, S.C., Panigrahy, R., Parthasarathy, S.

    Published in IEEE transactions on computers (01-02-2009)
    “…As VLSI silicon technology continues its relentless advance and memory densities increase, the problem of soft errors--bit upsets caused by alpha particles or…”
    Get full text
    Journal Article
  2. 2
  3. 3

    Direct methanol polymer electrolyte fuel cell modeling: reversible open-circuit voltage and species flux equations by Sandhu, S.S., Crowther, R.O., Krishnan, S.C., Fellner, J.P.

    Published in Electrochimica acta (30-06-2003)
    “…By the application of thermodynamic fundamentals of phase and electrochemical reaction equilibria, a mathematical equation has been developed to predict the…”
    Get full text
    Journal Article Conference Proceeding
  4. 4

    Early quantification and partitioned transition relations by Hojati, R., Krishnan, S.C., Brayton, R.K.

    “…Hardware systems are generally specified as a set of interacting finite state machines (FSMs). An important problem in formal verification using Binary…”
    Get full text
    Conference Proceeding
  5. 5
  6. 6

    Engineering change in a non-deterministic FSM setting by Khatri, S.P., Narayan, A., Krishnan, S.C., McMillan, K.L., Brayton, R.K., Sangi, A.

    “…We propose a new formalism for the Engineering Change (EC) problem in a finite state machine (FSM) setting. Given an implementation that violates the…”
    Get full text
    Conference Proceeding
  7. 7

    Efficient multicast on a terabit router by Bhargava, P., Krishnan, S.C., Panigrahy, R.

    “…Multicast routing protocols and routers on the Internet enable multicast transmission by replicating packets close to the destinations, obviating the need for…”
    Get full text
    Conference Proceeding
  8. 8

    HSIS: A BDD-Based Environment for Formal Verification by Aziz, A., Balarin, F., Cheng, S.-T., Hojati, R., Kam, T., Krishnan, S.C., Ranjan, R.K., Shiple, T.R., Singhal, V., Tasiran, S., Wang, H.-Y., Brayton, R.K., Sangiovanni-Vincentelli, A.L.

    Published in 31st Design Automation Conference (1994)
    “…Functional and timing verification are currently the bottlenecks in many design efforts. Simulation and emulation are extensively used for verification. Formal…”
    Get full text
    Conference Proceeding