Search Results - "Kossel, M"
-
1
Menisci protect chondrocytes from load-induced injury
Published in Scientific reports (20-09-2018)“…Menisci in the knee joint are thought to provide stability, increased contact area, decreased contact pressures, and offer protection to the underlying…”
Get full text
Journal Article -
2
Publisher Correction: Menisci protect chondrocytes from load-induced injury
Published in Scientific reports (09-04-2019)“…A correction to this article has been published and is linked from the HTML and PDF versions of this paper. The error has been fixed in the paper…”
Get full text
Journal Article -
3
A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With ≪ -16 dB Return Loss Over 10 GHz Bandwidth
Published in IEEE journal of solid-state circuits (01-12-2008)“…A source-series-terminated (SST) transmitter in a 65 nm bulk CMOS technology is presented. The circuit exhibits an eye height greater than 1.0 V for data rates…”
Get full text
Journal Article Conference Proceeding -
4
In vivo deformation of articular cartilage during electrically stimulated contraction
Published in Osteoarthritis and cartilage (01-04-2014)Get full text
Journal Article -
5
A 22-gb/s PAM-4 receiver in 90-nm CMOS SOI technology
Published in IEEE journal of solid-state circuits (01-04-2006)“…We report a receiver for four-level pulse-amplitude modulated (PAM-4) encoded data signals, which was measured to receive data at 22 Gb/s with a bit error rate…”
Get full text
Journal Article Conference Proceeding -
6
LC PLL With 1.2-Octave Locking Range Based on Mutual-Inductance Switching in 45-nm SOI CMOS
Published in IEEE journal of solid-state circuits (01-02-2009)“…A wideband LC PLL in 45-nm SOI CMOS technology is presented that has a center frequency of 12.4 GHz and 1.2 octave locking range. The wideband operation is…”
Get full text
Journal Article -
7
30-40-GHz drain-pumped passive-mixer MMIC fabricated on VLSI SOI CMOS technology
Published in IEEE transactions on microwave theory and techniques (01-05-2004)“…In this paper, a passive down mixer is proposed, which is well suited for short-channel field-effect transistor technologies. The authors believe that this is…”
Get full text
Journal Article -
8
A 1.25-5 GHz Clock Generator With High-Bandwidth Supply-Rejection Using a Regulated-Replica Regulator in 45-nm CMOS
Published in IEEE journal of solid-state circuits (01-11-2009)“…A clock generator for high-speed chip-to-chip link receivers was implemented in a 45-nm CMOS SOI technology. A low sensitivity to supply voltage noise was…”
Get full text
Journal Article Conference Proceeding -
9
Switched Inductor With Wide Tuning Range and Small Inductance Step Sizes
Published in IEEE microwave and wireless components letters (01-08-2009)“…A switched inductor based on mutual-inductance switching is proposed that aims at increasing the inductance tuning range as well as the number of inductance…”
Get full text
Journal Article -
10
Traceable correction method for complex reflection coefficient using calculable air line impedance standards
Published in IEEE transactions on instrumentation and measurement (01-04-2004)“…A correction method for the measurement of complex reflection coefficients using vector network analyzers is presented. The method is based on the invariance…”
Get full text
Journal Article -
11
An active tagging system using circular-polarization modulation
Published in IEEE transactions on microwave theory and techniques (01-12-1999)“…An active read/write microwave tagging system using circular-polarization modulation as a novel modulation scheme for radio-frequency identification systems is…”
Get full text
Journal Article -
12
Microwave backscatter modulation systems
Published in 2000 IEEE MTT-S International Microwave Symposium Digest (Cat. No.00CH37017) (2000)“…Backscatter modulation is frequently used in microwave tagging or sensor systems for interrogating remote devices. This paper describes, in the first part as…”
Get full text
Conference Proceeding Journal Article -
13
A 28-Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology
Published in IEEE journal of solid-state circuits (01-12-2012)“…This paper presents a 28-Gb/s transceiver in 32-nm SOI CMOS technology for chip-to-chip communications over high-loss electrical channels such as backplanes…”
Get full text
Journal Article Conference Proceeding -
14
A 5.9mW/Gb/s 7Gb/s/pin 8-lane single-ended RX with crosstalk cancellation scheme using a XCTLE and 56-tap XDFE in 32nm SOI CMOS
Published in 2015 Symposium on VLSI Circuits (VLSI Circuits) (01-06-2015)“…This work reports an 8-lane single-ended RX featuring compact and low power far-end crosstalk (FEXT) cancellation circuits. The RX data-path consists of a…”
Get full text
Conference Proceeding Journal Article -
15
A 2.6 mW/Gbps 12.5 Gbps RX With 8-Tap Switched-Capacitor DFE in 32 nm CMOS
Published in IEEE journal of solid-state circuits (01-04-2012)“…A low-power receiver circuit in 32 nm SOI CMOS is presented, which is intended to be used in a source-synchronous link configuration. The design of the…”
Get full text
Journal Article Conference Proceeding -
16
An active tagging system using circular polarization modulation
Published in 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282) (1999)“…An active read/write microwave tagging system using circular polarization modulation as a novel modulation scheme for RFID systems to reduce demodulation…”
Get full text
Conference Proceeding Journal Article -
17
Room-temperature THz imaging based on antenna-coupled MOSFET bolometer
Published in 2013 IEEE 26th International Conference on Micro Electro Mechanical Systems (MEMS) (01-01-2013)“…We report on the design, fabrication and measurements of a new THz sensor concept based on an antenna-coupled MOSFET bolometer for room-temperature passive THz…”
Get full text
Conference Proceeding Journal Article -
18
A multiphase PLL for 10 Gb/s links in SOI CMOS technology
Published in 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers (2004)“…This paper presents a multiphase PLL designed for a 10/spl times/10 Gbit/s serial link bundle that is based on a digital CDR receiver. The PLL was fabricated…”
Get full text
Conference Proceeding -
19
A 3.1mW 8b 1.2GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS
Published in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (01-02-2013)“…Next-generation digital high-speed links require fast, yet energy-efficient ADCs at minimum area. Recent years saw impressive progress in SAR ADC designs…”
Get full text
Conference Proceeding -
20
@@iLC@ PLL With 1.2-Octave Locking Range Based on Mutual-Inductance Switching in 45-nm SOI CMOS
Published in IEEE journal of solid-state circuits (01-02-2009)“…A wideband @@iLC@ PLL in 45-nm SOI CMOS technology is presented that has a center frequency of 12.4 GHz and 1.2 octave locking range. The wideband operation is…”
Get full text
Journal Article