Search Results - "Ko, Sangsoo"
-
1
A 14-nm 0.14-psrms Fractional-N Digital PLL With a 0.2-ps Resolution ADC-Assisted Coarse/Fine-Conversion Chopping TDC and TDC Nonlinearity Calibration
Published in IEEE journal of solid-state circuits (01-12-2017)“…A digital fractional-N phase-locked loop (PLL) is presented. It achieves 137and 142-fs rms jitter integrating from 10 kHz to 10 MHz and from 1 kHz to 10 MHz,…”
Get full text
Journal Article -
2
K- and Q-bands CMOS frequency sources with X-band quadrature VCO
Published in IEEE transactions on microwave theory and techniques (01-09-2005)“…Fully integrated 10-, 20-, and 40-GHz frequency sources are presented, which are implemented with a 0.18-/spl mu/m CMOS process. A 10-GHz quadrature…”
Get full text
Journal Article -
3
Design and Analysis of an Ultra-Wideband Automatic Self-Calibrating Upconverter in 65-nm CMOS
Published in IEEE transactions on microwave theory and techniques (01-07-2012)“…In this paper, an ultra-wideband (UWB) upconverter is proposed that has automatic self-calibrating circuits for the in-phase/quadrature mismatch correction and…”
Get full text
Journal Article -
4
Design and Analysis of a Cascode Bipolar Low-Noise Amplifier With Capacitive Shunt Feedback Under Power-Constraint
Published in IEEE transactions on microwave theory and techniques (01-06-2011)“…A cascode bipolar low-noise amplifier (LNA) with capacitive shunt feedback has been developed to present a solution for simultaneous noise and power match when…”
Get full text
Journal Article -
5
Balanced topology to cancel Tx leakage in CW radar
Published in IEEE microwave and wireless components letters (01-09-2004)“…Balanced topology in radar front-end is presented, which can reduce Tx leakage to receiver drastically. The balanced radar front-end which is composed of a…”
Get full text
Journal Article -
6
Noise property of a quadrature balanced VCO
Published in IEEE microwave and wireless components letters (01-10-2005)“…A quadrature balanced voltage controlled oscillator (B-VCO) with current source switching is proposed and analyzed. This letter shows analytically that the…”
Get full text
Journal Article -
7
Ku-band InGaP-GaAs HBT MMIC VCOs with balanced and differential topologies
Published in IEEE transactions on microwave theory and techniques (01-04-2004)“…Balanced and differential voltage controlled oscillators (VCOs) are investigated with analytic noise models. Fully integrated VCOs in Ku-band are implemented…”
Get full text
Journal Article -
8
Low-noise fractional-N PLL design with mixed-mode triple-input LC VCO in 65nm CMOS
Published in 2010 IEEE Radio Frequency Integrated Circuits Symposium (01-05-2010)“…This paper presents a low-noise ΔΣ fractional-N PLL utilizing a mixed-mode triple-input LC VCO. An analog dual-path VCO control relaxes the nonlinearity…”
Get full text
Conference Proceeding -
9
A 65nm CMOS low-noise three band group WiMedia UWB receiver
Published in 2011 IEEE Radio Frequency Integrated Circuits Symposium (01-06-2011)“…A low-noise and high-gain ultra wideband (UWB) receiver was developed using a 65 nm CMOS technology and a wafer-level fabricated package. In order to enhance…”
Get full text
Conference Proceeding -
10
A WiMedia UWB transmitter up to 9GHz in 65nm CMOS and Wafer-Level Fabricated Package
Published in 2011 IEEE Radio Frequency Integrated Circuits Symposium (01-06-2011)“…A 3.1-4.7GHz and 6.3-9GHz RF transmitter fabricated in a 65nm CMOS technology and packaged with a Wafer-level Fabricated Package (WFP) is presented. For high…”
Get full text
Conference Proceeding -
11
A nonquasi-static table-based small-signal model of heterojunction bipolar transistor
Published in IEEE transactions on electron devices (01-10-2002)“…A nonquasi-static table-based (NQS-TB) small-signal model, which has been used successfully in modeling FETs, is applied to a heterojunction bipolar transistor…”
Get full text
Journal Article -
12
Digital PLL design challenges for cellular RFICs
Published in 2017 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT) (01-08-2017)“…Digital PLL design challenges for cellular RFICs are presented. 5 digital PLLs are integrated in 28nm CMOS to support 3-Rx carrier aggregation (CA)/2-TxCA of…”
Get full text
Conference Proceeding -
13
Dual-Path LC VCO Design With Partitioned Coarse-Tuning Control in 65 nm CMOS
Published in IEEE microwave and wireless components letters (01-03-2010)“…This letter describes a dual-path LC voltage controlled oscillator (VCO) design that reduces both coarse-tuning and fine-tuning sensitivities. By using a…”
Get full text
Journal Article -
14
An X-band CMOS quadrature balanced VCO
Published in 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535) (2004)“…A new quadrature balanced voltage controlled oscillator (B-VCO) is presented. The quadrature and single B-VCO with identical components are implemented in 0.18…”
Get full text
Conference Proceeding -
15
A single-chip CDMA-2000 zero-IF transceiver for band-class 4 with GPS support
Published in ESSCIRC 2007 - 33rd European Solid-State Circuits Conference (01-09-2007)“…A single-chip cdma-2000 zero-IF transceiver has been successfully developed for band-class 4 (Korean-PCS band) with an additional GPS signal receiving…”
Get full text
Conference Proceeding -
16
-
17
20 GHz integrated CMOS frequency sources with a quadrature VCO using transformers
Published in 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers (2004)“…A fully integrated 20 GHz frequency source is implemented with a VCO and a doubler in a 0.18 /spl mu/m CMOS process. A 10 GHz quadrature voltage controlled…”
Get full text
Conference Proceeding -
18
An Ultra-wideband transmitter with automatic self-calibration of sideband rejection up to 9 GHz in 65nm CMOS
Published in 2010 International SoC Design Conference (01-11-2010)“…An Ultra-wideband (UWB) transmitter is proposed that can correct phase errors in quadrature local (LO) signals automatically without help of baseband processor…”
Get full text
Conference Proceeding -
19
24.8 A 14nm fractional-N digital PLL with 0.14psrms jitter and −78dBc fractional spur for cellular RFICs
Published in 2017 IEEE International Solid-State Circuits Conference (ISSCC) (01-02-2017)“…To meet ever-growing demands for higher mobile data-rates, LTE standards continue to evolve. While carrier aggregation (CA) improves data-rates, it requires…”
Get full text
Conference Proceeding -
20
A CMOS VCO with Optimized Tune Branches for Zero-IF CDMA Cellular Application in a 0.5μm BiCMOS process
Published in 2005 IEEE Asian Solid-State Circuits Conference (01-11-2005)“…A fully integrated, very-low phase-noise CMOS voltage controlled oscillator (VCO) has been implemented for zero-IF CDMA cellular receiver (Rx) using CMOS…”
Get full text
Conference Proceeding