Search Results - "Keller, Ben"

Refine Results
  1. 1

    NIHAO – IV: core creation and destruction in dark matter density profiles across cosmic time by Tollet, Edouard, Macciò, Andrea V., Dutton, Aaron A., Stinson, Greg S., Wang, Liang, Penzo, Camilla, Gutcke, Thales A., Buck, Tobias, Kang, Xi, Brook, Chris, Di Cintio, Arianna, Keller, Ben W., Wadsley, James

    “…We use the NIHAO (Numerical Investigation of Hundred Astrophysical Objects) cosmological simulations to investigate the effects of baryonic physics on the time…”
    Get full text
    Journal Article
  2. 2

    NIHAO project – I. Reproducing the inefficiency of galaxy formation across cosmic time with a large sample of cosmological hydrodynamical simulations by Wang, Liang, Dutton, Aaron A., Stinson, Gregory S., Macciò, Andrea V., Penzo, Camilla, Kang, Xi, Keller, Ben W., Wadsley, James

    “…We introduce project Nihao (Numerical Investigation of a Hundred Astrophysical Objects), a set of 100 cosmological zoom-in hydrodynamical simulations performed…”
    Get full text
    Journal Article
  3. 3

    NIHAO project II: halo shape, phase-space density and velocity distribution of dark matter in galaxy formation simulations by Butsky, Iryna, Macciò, Andrea V., Dutton, Aaron A., Wang, Liang, Obreja, Aura, Stinson, Greg S., Penzo, Camilla, Kang, Xi, Keller, Ben W., Wadsley, James

    “…We use the NIHAO (Numerical Investigation of Hundred Astrophysical Objects) cosmological simulations to study the effects of galaxy formation on key properties…”
    Get full text
    Journal Article
  4. 4

    Properties of Compact Faint Radio Sources as a Function of Angular Size from Stacking by Johnston, Ryan S., Stil, Jeroen M., Keller, Ben W.

    Published in The Astrophysical journal (01-03-2021)
    “…Abstract The polarization properties of radio sources powered by an Active Galactic Nucleus (AGN) have attracted considerable attention because of the…”
    Get full text
    Journal Article
  5. 5
  6. 6

    A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI by Wright, John Charles, Schmidt, Colin, Keller, Ben, Dabbelt, Daniel Palmer, Kwak, Jaehwa, Iyer, Vighnesh, Mehta, Nandish, Chiu, Pi-Feng, Bailey, Stevo, Asanovic, Krste, Nikolic, Borivoje

    “…This work demonstrates a dual-core RISC-V system-on-chip (SoC) with integrated fine-grain power management. The 28-nm fully depleted silicon-on-insulator…”
    Get full text
    Journal Article
  7. 7

    Detection Thresholds and Bias Correction in Polarized Intensity by George, Samuel J., Stil, Jeroen M., Keller, Ben W.

    “…Detection thresholds in polarized intensity and polarization bias correction are investigated for surveys where the polarization information is obtained from…”
    Get full text
    Journal Article
  8. 8

    Star formation and ISM morphology in tidally induced spiral structures by Pettitt, Alex R., Tasker, Elizabeth J., Wadsley, James W., Keller, Ben W., Benincasa, Samantha M.

    “…Abstract Tidal encounters are believed to be one of the key drivers of galactic spiral structure in the Universe. Such spirals are expected to produce…”
    Get full text
    Journal Article
  9. 9
  10. 10
  11. 11

    Accelerating Chip Design With Machine Learning by Khailany, Brucek, Ren, Haoxing, Dai, Steve, Godil, Saad, Keller, Ben, Kirby, Robert, Klinefelter, Alicia, Venkatesan, Rangharajan, Zhang, Yanqing, Catanzaro, Bryan, Dally, William J.

    Published in IEEE MICRO (01-11-2020)
    “…Recent advancements in machine learning provide an opportunity to transform chip design workflows. We review recent research applying techniques such as deep…”
    Get full text
    Journal Article
  12. 12
  13. 13

    PRIMAL: Power Inference using Machine Learning by Zhou, Yuan, Ren, Haoxing, Zhang, Yanqing, Keller, Ben, Khailany, Brucek, Zhang, Zhiru

    “…This paper introduces PRIMAL, a novel learning-based frame-work that enables fast and accurate power estimation for ASIC designs. PRIMAL trains machine…”
    Get full text
    Conference Proceeding
  14. 14

    A 95.6-TOPS/W Deep Learning Inference Accelerator With Per-Vector Scaled 4-bit Quantization in 5 nm by Keller, Ben, Venkatesan, Rangharajan, Dai, Steve, Tell, Stephen G., Zimmer, Brian, Sakr, Charbel, Dally, William J., Gray, C. Thomas, Khailany, Brucek

    Published in IEEE journal of solid-state circuits (01-04-2023)
    “…The energy efficiency of deep neural network (DNN) inference can be improved with custom accelerators. DNN inference accelerators often employ specialized…”
    Get full text
    Journal Article
  15. 15
  16. 16

    A Pausible Bisynchronous FIFO for GALS Systems by Keller, Ben, Fojtik, Matthew, Khailany, Brucek

    “…Many of the challenges of modern SoC design can be mitigated or eliminated with globally asynchronous, locally synchronous (GALS) design techniques…”
    Get full text
    Conference Proceeding
  17. 17

    IPA: Floorplan-Aware SystemC Interconnect Performance Modeling and Generation for HLS-based SoCs by Pinckney, Nathaniel, Venkatesan, Rangharajan, Keller, Ben, Khailany, Brucek

    “…High-level synthesis (HLS) has recently been used to improve design productivity for many units in today's complex SoCs. HLS tools and flows improve chip…”
    Get full text
    Conference Proceeding
  18. 18
  19. 19

    An Agile Approach to Building RISC-V Microprocessors by Yunsup Lee, Waterman, Andrew, Cook, Henry, Zimmer, Brian, Keller, Ben, Puggelli, Alberto, Kwak, Jaehwa, Jevtic, Ruzica, Bailey, Stevo, Blagojevic, Milovan, Pi-Feng Chiu, Avizienis, Rimas, Richards, Brian, Bachrach, Jonathan, Patterson, David, Alon, Elad, Nikolic, Bora, Asanovic, Krste

    Published in IEEE MICRO (01-03-2016)
    “…The final phase of CMOS technology scaling provides continued increases in already vast transistor counts, but only minimal improvements in energy efficiency,…”
    Get full text
    Journal Article
  20. 20

    Problem C: GPU Accelerated Logic Re-simulation : (Invited Talk) by Zhang, Yanqing, Ren, Haoxing, Keller, Ben, Khailany, Brucek

    “…Logic "re" -simulation can be defined as gate level simulation where the input waveforms at every primary input and pseudo-primary input (such as register/RAM…”
    Get full text
    Conference Proceeding