Search Results - "Kawai, Shigeaki"
-
1
A 1.95 GHz Fully Integrated Envelope Elimination and Restoration CMOS Power Amplifier Using Timing Alignment Technique for WCDMA and LTE
Published in IEEE journal of solid-state circuits (01-12-2014)“…A fully integrated envelope elimination and restoration (EER) CMOS power amplifier (PA) has been developed for WCDMA and LTE handsets. EER is a supply…”
Get full text
Journal Article -
2
A fully integrated triple-band CMOS power amplifier for WCDMA mobile handsets
Published in 2012 IEEE International Solid-State Circuits Conference (01-02-2012)“…The recent rapid spread of smart-phone use has resulted in a strong demand for a multi-band RF part with reduced size and power consumption. In the creation of…”
Get full text
Conference Proceeding -
3
Neuropathic pain attenuates ischemia reperfusion injury through β2-adrenergic pathway
Published in Life sciences (1973) (15-10-2017)“…The relationship between neuropathic pain and myocardial infarction (MI) was uncertain because of some medication or underlying diseases. This study…”
Get full text
Journal Article -
4
Neuropathic pain attenuates ischemia reperfusion injury through ß2-adrenergic pathway
Published in Life sciences (1973) (15-10-2017)“…The relationship between neuropathic pain and myocardial infarction (MI) was uncertain because of some medication or underlying diseases. This study…”
Get full text
Journal Article -
5
3.5 A 56Gb/s NRZ-electrical 247mW/lane serial-link transceiver in 28nm CMOS
Published in 2016 IEEE International Solid-State Circuits Conference (ISSCC) (01-01-2016)“…With the rapid growth of data traffic in data centers, data rates over 50Gb/s/signal (e.g., OIF-CEI-56G-VSR) will eventually be required in wireline…”
Get full text
Conference Proceeding -
6
3.2 A 1.95GHz fully integrated envelope elimination and restoration CMOS power amplifier with envelope/phase generator and timing aligner for WCDMA and LTE
Published in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (01-02-2014)“…In recent years, the demand for low cost and system-on-a-chip for mobile terminals has led to the development of a highly-integrated, low-distortion, and…”
Get full text
Conference Proceeding -
7
A 28.3 Gb/s 7.3 pJ/bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS
Published in 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits) (01-06-2016)“…28.3 Gb/s transceiver with 35 dB channel loss equalization is presented. The transmitter deploys 3-tap feed forward equalizer (FFE). The driver employs the…”
Get full text
Conference Proceeding -
8
A 28-Gb/s 4.5-pJ/bit transceiver with 1-tap decision feedback equalizer in 28-nm CMOS
Published in 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC) (01-11-2015)“…A low-power and area optimized 28-nm CMOS 28-Gb/s transceiver is presented. The transceiver comprised with one PLL shared with 4 transceiver lanes. To meet the…”
Get full text
Conference Proceeding -
9
A 5.8GHz-Band Active Integrated Phased Array Antenna with Wireless Communication and Power Transmission Functions for Space and Satellite Use
Published in 2008 China-Japan Joint Microwave Conference (01-09-2008)“…Development of a prototype of high power active integrated phased array antenna operating at 5.8 GHz was introduced in this paper. In the AIPAA system for…”
Get full text
Conference Proceeding