Search Results - "KIFLI, A"
-
1
Embedded software in real-time signal processing systems: design technologies
Published in Proceedings of the IEEE (01-03-1997)“…The increasing use of embedded software, often implemented on a core processor in a single-chip system, is a clear trend in the telecommunications, multimedia,…”
Get full text
Journal Article -
2
A unified scheduling model for high-level synthesis and code generation
Published in European Design and Test Conference: Proceedings of the 1995 European conference on Design and Test; 06-09 Mar. 1995 (06-03-1995)“…Scheduling is an essential task both in high-level synthesis and in code generation for programmable processors. In this paper we discuss the impact of the…”
Get full text
Conference Proceeding -
3
A unified scheduling model for high-level synthesis and code generation
Published in Proceedings the European Design and Test Conference. ED&TC 1995 (1995)“…Scheduling is an essential task both in high-level synthesis and in code generation for programmable processors. In this paper we discuss the impact of the…”
Get full text
Conference Proceeding -
4
Power scan: DFT for power switches in VLSI designs
Published in 2009 International Test Conference (01-11-2009)“…This poster presents Power Scan, a design-for-testability for power switches in VLSI designs. It measures IR drop in function mode and detects leakage current…”
Get full text
Conference Proceeding -
5
A Practical DFT Approach for Complex Low Power Designs
Published in 2009 Asian Test Symposium (01-11-2009)“…Low power designs create new challenges in design implementation, verification and testing. DFT practice that overlooks test power may result in yield…”
Get full text
Conference Proceeding -
6
Test cycle power optimization for scan-based designs
Published in 2010 IEEE International Test Conference (01-11-2010)“…Extraordinary power consumption during the scan test may inadvertently cause a functional good die to fail. This paper proposes a peak power reduction…”
Get full text
Conference Proceeding -
7
High Quality Pattern Generation for Delay Defects with Functional Sensitized Paths
Published in 2008 17th Asian Test Symposium (01-11-2008)“…Test patterns of path delay faults (PDFs) are usually generated with static or robust sensitizing criteria for side inputs of gates, because defects affecting…”
Get full text
Conference Proceeding -
8
Embedded software in real-time signal processing systems : Design technologies: Hardware/software co-design
Published in Proceedings of the IEEE (1997)Get full text
Journal Article -
9
Fault modeling and testing of retention flip-flops in low power designs
Published in 2009 Asia and South Pacific Design Automation Conference (01-01-2009)“…Low power circuits have become a necessary part in modern designs. Retention flip-flop is one of the most important components in low power designs…”
Get full text
Conference Proceeding -
10
Test Power IR Drop Closure Flow for NetComposer-I Platform Design
Published in 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) (01-04-2007)“…Power noise has become one of the main culprits in failing chips in SoC designs. As power consumption during scan test can be several times higher than during…”
Get full text
Conference Proceeding -
11
Smoking Initiation and Continuation - A Qualitative Study among Bruneian Male Adolescents
Published in Asian Pacific journal of cancer prevention : APJCP (2016)“…Background: Cigarette smoking is one of the leading global causes of premature and preventable death. In Brunei Darussalam, smoking-related diseases have been…”
Get full text
Journal Article -
12
Systematic Review of Smoking Initiation among Asian Adolescents, 2005-2015: Utilizing the Frameworks of Triadic Influence and Planned Behavior
Published in Asian Pacific journal of cancer prevention : APJCP (2016)“…Background: A recent WHO data report on mortality attributable to tobacco use including cigarette smoking indicated a very high burden of deaths in Asia and…”
Get full text
Journal Article