Search Results - "Jimenez, Daniel A"
-
1
Clinical variability in inherited glycosylphosphatidylinositol deficiency disorders
Published in Clinical genetics (01-01-2019)“…It is estimated that 0.5% of all mammalian proteins have a glycosylphosphatidylinositol (GPI)‐anchor. GPI‐anchored proteins (GPI‐APs) play key roles,…”
Get full text
Journal Article -
2
Electrochemical Ammonia Recovery from Anaerobic Centrate Using a Nickel-Functionalized Activated Carbon Membrane Electrode
Published in Environmental science & technology (01-06-2021)“…Ammonia (NH3) recovery from used water (previously wastewater) is highly desirable to depart from fossil fuel-dependent NH3 production and curb nitrogen…”
Get full text
Journal Article -
3
CHiRP: Control-Flow History Reuse Prediction
Published in 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) (01-10-2020)“…Translation Lookaside Buffers (TLBs) play a critical role in hardware-supported memory virtualization. To speed up address translation and reduce costly page…”
Get full text
Conference Proceeding -
4
Last-Level Cache Insertion and Promotion Policy in the Presence of Aggressive Prefetching
Published in IEEE computer architecture letters (01-01-2023)“…The last-level cache (LLC) is the last chance for memory accesses from the processor to avoid the costly latency of going to main memory. LLC management has…”
Get full text
Journal Article -
5
Whisper: Profile-Guided Branch Misprediction Elimination for Data Center Applications
Published in 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO) (01-10-2022)“…Modern data center applications experience frequent branch mispredictions- degrading performance, increasing cost, and reducing energy efficiency in data…”
Get full text
Conference Proceeding -
6
Exploiting Page Table Locality for Agile TLB Prefetching
Published in 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) (01-06-2021)“…Frequent Translation Lookaside Buffer (TLB) misses incur high performance and energy costs due to page walks required for fetching the corresponding address…”
Get full text
Conference Proceeding -
7
Page Size Aware Cache Prefetching
Published in 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO) (01-10-2022)“…The increase in working set sizes of contemporary applications outpaces the growth in cache sizes, resulting in frequent main memory accesses that deteriorate…”
Get full text
Conference Proceeding -
8
MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors
Published in IEEE computer architecture letters (01-07-2018)“…To fully exploit the scaling performance in Chip Multiprocessors, applications must be divided into semi-independent processes that can run concurrently on…”
Get full text
Journal Article -
9
Peroxynitrite-Induced Neuronal Apoptosis Is Mediated by Intracellular Zinc Release and 12-Lipoxygenase Activation
Published in The Journal of neuroscience (24-11-2004)“…Peroxynitrite toxicity is a major cause of neuronal injury in stroke and neurodegenerative disorders. The mechanisms underlying the neurotoxicity induced by…”
Get full text
Journal Article -
10
Adult neurogenesis and specific replacement of interneuron subtypes in the mouse main olfactory bulb
Published in BMC neuroscience (09-11-2007)“…New neurons are generated in the adult brain from stem cells found in the subventricular zone (SVZ). These cells proliferate in the SVZ, generating neuroblasts…”
Get full text
Journal Article -
11
Spatial Locality Speculation to Reduce Energy in Chip-Multiprocessor Networks-on-Chip
Published in IEEE transactions on computers (01-03-2014)“…As processor chips become increasingly parallel, an efficient communication substrate is critical for meeting performance and energy targets. In this work, we…”
Get full text
Journal Article -
12
Evolution of the Samsung Exynos CPU Microarchitecture
Published in 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) (01-05-2020)“…The Samsung Exynos family of cores are highperformance "big" processors developed at the Samsung Austin Research & Design Center (SARC) starting in late 2011…”
Get full text
Conference Proceeding -
13
Enhanced wettability improves catalytic activity of nickel-functionalized activated carbon cathode for hydrogen production in microbial electrolysis cells
Published in Bioresource technology (01-04-2022)“…[Display omitted] •Nitric acid treatment improved the wettability of activated carbon-based cathodes.•Improved wettability resulted in a higher H2 production…”
Get full text
Journal Article -
14
Morphological analysis of activity-reduced adult-born neurons in the mouse olfactory bulb
Published in Frontiers in neuroscience (01-01-2011)“…Adult-born neurons (ABNs) are added to the olfactory bulb (OB) throughout life in rodents. While many factors have been identified as regulating the survival…”
Get full text
Journal Article -
15
Piecewise Linear Branch Prediction
Published in 32nd International Symposium on Computer Architecture (ISCA'05) (01-05-2005)“…Improved branch prediction accuracy is essential to sustaining instruction throughput with todayýs deep pipelines. We introduce piecewise linear branch…”
Get full text
Conference Proceeding -
16
Rebasing Microarchitectural Research with Industry Traces
Published in 2023 IEEE International Symposium on Workload Characterization (IISWC) (01-10-2023)“…Microarchitecture research relies on performance models with various degrees of accuracy and speed. In the past few years, one such model, ChampSim, has…”
Get full text
Conference Proceeding -
17
Insertion policy selection using Decision Tree Analysis
Published in 2010 IEEE International Conference on Computer Design (01-10-2010)“…The last-level cache (LLC) mitigates the impact of long memory access latencies in today's microarchitectures. The insertion policy in the LLC has a…”
Get full text
Conference Proceeding -
18
A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering
Published in 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA) (02-03-2024)“…To alleviate the performance and energy overheads of contemporary applications with large data footprints, we propose the Two Level Perceptron (TLP) predictor,…”
Get full text
Conference Proceeding -
19
Dynamic Set Stealing to Improve Cache Performance
Published in 2022 IEEE 34th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD) (01-11-2022)“…In the last-level cache (LLC), replacement policy is dependent on workload characteristics. Adapting the policy to the current workload has been an active area…”
Get full text
Conference Proceeding -
20
PerSpectron: Detecting Invariant Footprints of Microarchitectural Attacks with Perceptron
Published in 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) (01-10-2020)“…Detecting microarchitectural attacks is critical given their proliferation in recent years. Many of these attacks exhibit intrinsic behaviors essential to the…”
Get full text
Conference Proceeding