Search Results - "Jevtic, Ruzica"

Refine Results
  1. 1
  2. 2

    Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors by Jevtic, Ruzica, Le, Hanh-Phuc, Blagojevic, Milovan, Bailey, Stevo, Asanovic, Krste, Alon, Elad, Nikolic, Borivoje

    “…Integrating multiple power converters on-chip improves energy efficiency of manycore architectures. Switched-capacitor (SC) dc-dc converters are compatible…”
    Get full text
    Journal Article
  3. 3

    EM Side-Channel Countermeasure for Switched-Capacitor DC-DC Converters Based on Amplitude Modulation by Jevtic, Ruzica, Ylitolva, Marko, Calonge, Clara, Ojanen, Martti, Santti, Tero, Koskinen, Lauri

    “…The security of IoT devices is becoming a major concern in industry. Noninvasive side-channel attacks pose a serious threat as they are capable of extracting…”
    Get full text
    Journal Article
  4. 4

    Side-channel attacks and countermeasures for heart rate retrieval from ECG characterization device by Perez-Tirador, Pablo, Desai, Madhav, Rodriguez, Alejandro, Berral, Elena, Romero, Teresa, Caffarena, Gabriel, Jevtic, Ruzica

    “…With a rapid advance of the technology, side-channel attacks are gaining more attention in the security evaluation of electronic devices. The impact of the…”
    Get full text
    Journal Article
  5. 5

    Power Estimation of Embedded Multiplier Blocks in FPGAs by Jevtic, Ruzica, Carreras, Carlos

    “…The use of embedded multiplier blocks has become a norm in DSP applications due to their high performance and low power consumption. However, as their…”
    Get full text
    Journal Article
  6. 6

    Methodology for Complete Decorrelation of Power Supply EM Side-Channel Signal and Sensitive Data by Jevtic, Ruzica, Otero, Mariano Garcia

    “…Electro-magnetic (EM) side channel attacks have become a serious threat to security of Internet-of-Things (IoT) devices. Power supply generated by voltage…”
    Get full text
    Journal Article
  7. 7

    Binary Division Power Models for High-Level Power Estimation of FPGA-Based DSP Circuits by Jovanovic, Bojan, Jevtic, Ruzica, Carreras, Carlos

    “…Power models are at the heart of high-level estimation methods used for industrial power evaluation of FPGA-based electronic designs. In this paper,…”
    Get full text
    Journal Article
  8. 8

    A complete dynamic power estimation model for data-paths in FPGA DSP designs by Jevtic, Ruzica, Carreras, Carlos

    Published in Integration (Amsterdam) (01-03-2012)
    “…A complete model for estimating power consumption in DSP-oriented designs implemented in FPGAs is presented. The model consists of three submodels. One is used…”
    Get full text
    Journal Article
  9. 9

    An Agile Approach to Building RISC-V Microprocessors by Yunsup Lee, Waterman, Andrew, Cook, Henry, Zimmer, Brian, Keller, Ben, Puggelli, Alberto, Kwak, Jaehwa, Jevtic, Ruzica, Bailey, Stevo, Blagojevic, Milovan, Pi-Feng Chiu, Avizienis, Rimas, Richards, Brian, Bachrach, Jonathan, Patterson, David, Alon, Elad, Nikolic, Bora, Asanovic, Krste

    Published in IEEE MICRO (01-03-2016)
    “…The final phase of CMOS technology scaling provides continued increases in already vast transistor counts, but only minimal improvements in energy efficiency,…”
    Get full text
    Journal Article
  10. 10

    Multiple-Input Relay Design for More Compact Implementation of Digital Logic Circuits by Jaeseok Jeon, Hutin, L., Jevtic, R., Liu, N., Yenhao Chen, Nathanael, R., Wookhyun Kwon, Spencer, M., Alon, E., Nikolic, B., Liu, Tsu-Jae King

    Published in IEEE electron device letters (01-02-2012)
    “…Multiple-input relays are proposed to enable more compact implementation of digital logic circuits, and the first functional prototypes are presented. A relay…”
    Get full text
    Journal Article
  11. 11

    Technology Variability From a Design Perspective by Nikolic, B., Ji-Hoon Park, Jaehwa Kwak, Giraud, B., Zheng Guo, Liang-Teck Pang, Seng Oon Toh, Jevtic, R., Kun Qian, Spanos, C.

    “…Increased variability in semiconductor process technology and devices requires added margins in the design to guarantee the desired yield. Variability is…”
    Get full text
    Journal Article
  12. 12

    Power Measurement Methodology for FPGA Devices by Jevtic, R, Carreras, C

    “…The efficiency of power optimization tools depends on information on design power provided by the power estimation models. Power models targeting different…”
    Get full text
    Journal Article
  13. 13

    Memory optimization in FPGA-accelerated scientific codes based on unstructured meshes by Barrio, Pablo, Carreras, Carlos, López, Juan A., Robles, Óscar, Jevtic, Ruzica, Sierra, Roberto

    Published in Journal of systems architecture (01-08-2014)
    “…This paper approaches the memory bottleneck problem in FPGA-accelerated codes processing unstructured meshes. A methodology to reduce the required memory…”
    Get full text
    Journal Article
  14. 14

    Fast and accurate power estimation of FPGA DSP components based on high-level switching activity models by Jevtic, Ruzica, Carreras, Carlos, Caffarena, Gabriel

    Published in International journal of electronics (01-07-2008)
    “…When designing DSP circuits, it is important to predict their power consumption early in the design flow in order to reduce the repetition of time consuming…”
    Get full text
    Journal Article Conference Proceeding
  15. 15

    A MEMS microphone interface based on a CMOS LC oscillator and a digital sigma-delta modulator by Cardes, Fernando, Jevtic, Ruzica, Hernandez, Luis, Wiesbauer, Andreas, Straeussnigg, Dietmar, Gaggl, Richard

    “…Capacitive or resistive sensors can be included in the feedback network of an oscillator to implement a data acquisition system. A higher sampling rate,…”
    Get full text
    Conference Proceeding
  16. 16

    Reconfigurable Switched Capacitor DC-DC Converter for Improved Security in IoT Devices by Jevtic, Ruzica, Ylitolva, Marko, Koskinen, Lauri

    “…With the ever increasing number of IoT devices, security and energy efficiency have become critical constraints in circuit design. To achieve small size and…”
    Get full text
    Conference Proceeding
  17. 17

    Hardware emulation of ECG sensors for biomedical embedded system design and teaching by Bobes-Ortega, Manuel, Defarges-Martinez, Maria, Ortiz-Vallejuelo, Alba, Caffarena, Gabriel, Perez-Tirador, Pablo, Jevtic, Ruzica

    “…Research on wearable systems able to automatically analyze ECG signals is fundamental for the successful inclusion of ambulatory patient monitoring in the…”
    Get full text
    Conference Proceeding
  18. 18

    Side-channel Attack Countermeasure Based on Power Supply Modulation by Jevtic, Ruzica, Perez-Tirador, Pablo, Cabezaolias, Carmen, Carnero, Pablo, Caffarena, Gabriel

    “…As the number of IoT devices grows exponentially every year, so do the security threats. Due to their mobility and limited size, power and performance, these…”
    Get full text
    Conference Proceeding
  19. 19

    PATMOS 2019 Welcome Message

    “…Presents the introductory welcome message from the conference proceedings. May include the conference officers' congratulations to all involved with the…”
    Get full text
    Conference Proceeding
  20. 20

    Welcome Message

    “…Welcome to the 28th International Symposium on Power and Timing Modeling, Optimization and Simulation held in Platja D'Aro (Spain), from July 2nd to July 4th…”
    Get full text
    Conference Proceeding