Search Results - "Jentzsch, Eyck"

  • Showing 1 - 6 results of 6
Refine Results
  1. 1

    Cross-Level Processor Verification via Endless Randomized Instruction Stream Generation with Coverage-guided Aging by Bruns, Niklas, Herdt, Vladimir, Jentzsch, Eyck, Drechsler, Rolf

    “…We propose a novel cross-level verification approach for processor verification at the Register-Transfer Level (RTL). The foundation is a randomized…”
    Get full text
    Conference Proceeding
  2. 2

    A Scalable RISC-V Hardware Platform for Intelligent Sensor Processing by Bernardo, Paul Palomero, Schmid, Patrick, Bringmann, Oliver, Iftekhar, Mohammed, Sadiye, Babak, Mueller, Wolfgang, Koch, Andreas, Jentzsch, Eyck, Sauer, Axel, Feldner, Ingo, Ecker, Wolfgang

    “…This paper presents a demonstrator chip for an industrial audio event detection application developed as part of the Scale4Edge project. The project aims at…”
    Get full text
    Conference Proceeding
  3. 3
  4. 4

    Efficient Cross-Level Testing for Processor Verification: A RISC- V Case-Study by Herdt, Vladimir, Grosse, Daniel, Jentzsch, Eyck, Drechsler, Rolf

    “…Extensive processor verification at the Register-Transfer Level (RTL) is crucial to avoid bugs. Therefore, simulation-based approaches are prevalent but they…”
    Get full text
    Conference Proceeding
  5. 5

    Bits, Flips and RISCs by Gerlin, Nicolas, Kaja, Endri, Vargas, Fabian, Lu, Li, Breitenreiter, Anselm, Chen, Junchao, Ulbricht, Markus, Gomez, Maribel, Tahiraga, Ares, Prebeck, Sebastian, Jentzsch, Eyck, Krstic, Milos, Ecker, Wolfgang

    “…Electronic systems can be submitted to hostile environments leading to bit-flips or stuck-at faults and, ultimately, a system malfunction or failure. In…”
    Get full text
    Conference Proceeding
  6. 6

    Multi-agent Software Tool for Management of Design Process in Microelectronics by Gorodetsky, Vladimir, Karsaev, Oleg, Konushy, Victor, Matzke, Wolf-Ekkehard, Jentzsch, Eyck, Ermolayev, Vadim

    “…The paper presents a software tool to support the management of design process in microelectronics. It is developed as a multi-agent prototype intended for…”
    Get full text
    Conference Proceeding