Search Results - "Jallepalli, S."

Refine Results
  1. 1

    Experimental determination of threshold voltage shifts due to quantum mechanical effects in MOS electron and hole inversion layers by Chindalore, G., Hareland, S.A., Jallepalli, S.A., Tasch, A.F., Maziar, C.M., Chia, V.K.F., Smith, S.

    Published in IEEE electron device letters (01-05-1997)
    “…The authors report for the first time, accurately extracted experimental data for the threshold voltage shift (/spl Delta/V T ) due to quantum mechanical (QM)…”
    Get full text
    Journal Article
  2. 2

    Electron and hole quantization and their impact on deep submicron silicon p- and n-MOSFET characteristics by Jallepalli, S., Bude, J., Shih, W.-K., Pinto, M.R., Maziar, C.M., Tasch, A.F.

    Published in IEEE transactions on electron devices (01-02-1997)
    “…A first-principles approach to inversion layer quantization, valid for arbitrarily complex band structures, has been developed. This has allowed, for the first…”
    Get full text
    Journal Article
  3. 3

    A computationally efficient model for inversion layer quantization effects in deep submicron N-channel MOSFETs by Hareland, S.A., Krishnamurthy, S., Jallepalli, S., Choh-Fei Yeap, Hasnat, K., Tasch, A.F., Maziar, C.M.

    Published in IEEE transactions on electron devices (01-01-1996)
    “…Successful scaling of MOS device feature size requires thinner gate oxides and higher levels of channel doping in order to simultaneously satisfy the need for…”
    Get full text
    Journal Article
  4. 4

    Computationally efficient models for quantization effects in MOS electron and hole accumulation layers by Hareland, S.A., Manassian, M., Shih, W.-K., Jallepalli, S., Wang, H., Chindalore, G.L., Tasch, Al.F., Maziar, C.M.

    Published in IEEE transactions on electron devices (01-07-1998)
    “…In this paper, models appropriate for device simulators are developed which account for the quantum mechanical nature of accumulated regions. Accumulation…”
    Get full text
    Journal Article
  5. 5

    A pseudo-lucky electron model for simulation of electron gate current in submicron NMOSFET's by Hasnat, K., Yeap, C.-F., Jallepalli, S., Shih, W.-K., Hareland, S.A., Agostinelli, V.M., Tasch, A.F., Maziar, C.M.

    Published in IEEE transactions on electron devices (01-08-1996)
    “…An energy parameterized pseudo-lucky electron model for simulation of gate current in submicron MOSFET's is presented in this paper. The model uses…”
    Get full text
    Journal Article
  6. 6

    Thermionic emission model of electron gate current in submicron NMOSFETs by Hasnat, K., Choh-Fei Yeap, Jallepalli, S., Hareland, S.A., Shih, W.-K., Agostinelli, V.M., Tasch, A.F., Maziar, C.M.

    Published in IEEE transactions on electron devices (01-01-1997)
    “…A thermionic emission model based on a non-Maxwellian electron energy distribution function for the electron gate current in NMOSFET's is described. The model…”
    Get full text
    Journal Article
  7. 7

    A physically-based model for quantization effects in hole inversion layers by Hareland, S.A., Jallepalli, S., Wei-Kai Shih, Haihong Wang, Chindalore, G.L., Tasch, A.F., Maziar, C.M.

    Published in IEEE transactions on electron devices (01-01-1998)
    “…As MOS devices have been successfully scaled to smaller feature sizes, thinner gate oxides and higher levels of channel doping have been used in order to…”
    Get full text
    Journal Article
  8. 8

    An experimental study of the effect of quantization on the effective electrical oxide thickness in MOS electron and hole accumulation layers in heavily doped Si by Chindalore, G., Shih, W.-K., Jallepalli, S., Hareland, S.A., Tasch, A.F., Maziar, C.M.

    Published in IEEE transactions on electron devices (01-03-2000)
    “…This work presents for the first time experimental results for the extraction of the increase in the effective electrical oxide thickness (/spl Delta/t/sub…”
    Get full text
    Journal Article
  9. 9

    Effects of quantization on the electrical characteristics of deep submicron p- and n-MOSFETs by Jallepalli, S, Bude, J, Shih, W K, Pinto, M R, Maziar, C M, Tasch, A F

    “…A first-principles approach to inversion layer quantization for arbitrarily complex band structures has been developed that has allowed, for the first time,…”
    Get full text
    Journal Article
  10. 10

    A simple model for quantum mechanical effects in hole inversion layers in silicon PMOS devices by Hareland, S.A., Jallepalli, S., Chindalore, G., Shih, W.-K., Tasch, A.F., Maziur, C.M.

    Published in IEEE transactions on electron devices (01-07-1997)
    “…The effects of quantization of the inversion layer of MOSFET devices is an area of increasing importance as technology is aggressively scaled below 0.25 /spl…”
    Get full text
    Journal Article
  11. 11

    CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET) by Mathew, L., Du, Y., Thean, A.V.-Y., Sadd, M., Vandooren, A., Parker, C., Stephens, T., Mora, R., Rai, R., Zavala, M., Sing, D., Kalpat, S., Hughes, J., Shimer, R., Jallepalli, S., Workman, G., Zhang, W., Fossum, J.G., White, B.E., Nguyen, B.-Y., Mogab, J.

    “…Perfectly self aligned vertical multiple independent gate field effect transistor (MIGFET) CMOS devices have been fabricated. The unique process used to…”
    Get full text
    Conference Proceeding
  12. 12

    An accurate preprocessor for Monte Carlo study of electron transport in inversion layers of silicon nMOSFETs by Wei-Kai Shih, Hareland, S., Jallepalli, S., Maziar, C.M., Tasch, A.F.

    “…Summary form only given. For a typical device simulation one cannot ignore the presence of nonuniformity in realistic MOSFET inversion layers. In this case,…”
    Get full text
    Conference Proceeding
  13. 13

    Modeling gate leakage current in nMOS structures due to tunneling through an ultra-thin oxide by Shih, Wei-Kai, Wang, Everett X., Jallepalli, Srinivas, Leon, Francisco, Maziar, Christine M., Tasch, Al F.

    Published in Solid-state electronics (01-06-1998)
    “…For the first time, the tunneling current in silicon nMOS structures with ultra-thin gate oxides has been studied both by numerically solving Schrödinger's…”
    Get full text
    Journal Article
  14. 14

    Test structure and methodology for experimental extraction of threshold voltage shifts due to quantum mechanical effects in MOS inversion layers by Chindalore, G., Hareland, S., Jallepalli, S., Fasch, A.F., Maziar, C.M., Chia, V.K.F., Smith, S.

    “…This paper reports the test structure and methodology that has been developed to experimentally extract the threshold voltage shifts </spl Delta/V/sub T/> due…”
    Get full text
    Conference Proceeding
  15. 15

    A computationally efficient model for inversion layer quantization effects in deep submicron N-channel MOSFETs by Hareland, S.A., Krishnamurthy, S., Jallepalli, S., Yeap, C.-F., Hasnat, K., Tasch, A.F., Maziar, C.M.

    “…This paper describes the development and implementation of a computationally efficient and accurate model for the prediction of quantum mechanical (QM) effects…”
    Get full text
    Conference Proceeding
  16. 16

    Understanding the differences in the effective-field dependence of electron and hole inversion layer mobilities by Jallepalli, S., Shih, W.-K., Bude, J.D., Pinto, M.R., Maziar, C.M., Tasch, A.F.

    “…For the first time, results from a first-principles study of carrier quantization are coupled to realistic Monte Carlo (MC) simulations to investigate MOS…”
    Get full text
    Conference Proceeding
  17. 17

    Analysis of quantization effects in silicon (100) inversion layers using a Monte Carlo tool by Shih, W.-K., Jallepalli, S., Yeap, C.-F., Rashed, M., Maziar, C.M., Tasch, A.F.

    “…The continued reduction of gate oxide thicknesses and increase of channel doping has created an important need for careful treatment of inversion layer…”
    Get full text
    Conference Proceeding
  18. 18

    Device simulations for low voltage/low power silicon CMOS device design by Jallepalli, Srinivas, Rashed, Mahbub, Zdebel, Peter

    Published in Microelectronic engineering (01-12-1997)
    “…Device simulations are becoming an increasingly attractive alternative to traditional, experiment-based technology development. This is due to the…”
    Get full text
    Journal Article
  19. 19

    Impact of channel doping and Ar implant on device characteristics of partially depleted SOI MOSFETs by Xu, X., Widenhofer, R., Rashed, M., Jallepalli, S., Thorn, J., Mendicino, M., Candelaria, J.

    “…It is known that partially depleted (PD) SOI MOSFETs have floating body (FB) effects which degrade device performance. Previously, an argon (Ar) implant…”
    Get full text
    Conference Proceeding
  20. 20

    Efficacy of Ar in reducing the kink effect on floating-body NFD/SOI CMOS by Chang, D., Veeraraghavan, S., Mendicino, M., Rashed, M., Connelly, D., Jallepalli, S., Candelaria, J.

    “…Despite recent reports of high speed nonfully-depleted (NFD) silicon-on-insulator (SOI) CMOS processes (Assaderaghi et al. 1997), there are growing concerns…”
    Get full text
    Conference Proceeding