Search Results - "Ja-Yol Lee"
-
1
A 3-3.7GHz Time-Difference Controlled Digital Fractional-N PLL With a High-Gain Time Amplifier for IoT Applications
Published in IEEE access (2022)“…This paper presents analyses of jitter and reference spur of a digital PLL using a phase-frequency detector (PFD) and a time amplifier (TA). In the PFD-TA PLL,…”
Get full text
Journal Article -
2
A 28.5-32-GHz Fast Settling Multichannel PLL Synthesizer for 60-GHz WPAN Radio
Published in IEEE transactions on microwave theory and techniques (01-05-2008)“…A 28.5-32-GHz fast settling multichannel frequency synthesizer is implemented in 0.25-mum SiGe : C BiCMOS process technology for 60-GHz wireless personal area…”
Get full text
Journal Article Conference Proceeding -
3
A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation
Published in IEEE transactions on circuits and systems. I, Regular papers (01-08-2012)“…This paper presents a 4-GHz all-digital fractional-N PLL with a low-power TDC operating at low-rate retimed reference clocks, a compensator preventing big…”
Get full text
Journal Article -
4
A 48 GHz 196 dB-FOM LC VCO With Double Cap-Degeneration Negative-Resistance Cell
Published in IEEE microwave and wireless components letters (01-05-2008)“…This letter presents a 48-GHz capacitively emitter-degenerated LC voltage controlled oscillator (VCO) with double cross-coupled pair showing higher and lower…”
Get full text
Journal Article -
5
0.84-THz imaging pixel with a lock-in amplifier in CMOS
Published in 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) (01-05-2016)“…An 840-GHz Schottky diode detector is integrated with an analog lock-in amplifier in 130-nm bulk CMOS. The integrated lock-in amplifier can support a…”
Get full text
Conference Proceeding Journal Article -
6
A 230ns settling time type-I PLL with 0.96mW TDC power and simple TV calculation algorithm
Published in 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS) (01-08-2014)“…This paper describes a fast-settling all-digital PLL with a low-power TDC based on retimed reference clock and a lock detector focused on monitoring a toggling…”
Get full text
Conference Proceeding
-
7
A 60 GHz mixer using 0.25 μm SiGe BiCMOS technology
Published in Microwave and optical technology letters (01-12-2008)“…In this article, a 60 GHz band down‐conversion mixer for 60 GHz wireless personal‐area network is designed and fabricated on a chip using 0.25 μm SiGe:C BiCMOS…”
Get full text
Journal Article -
8
A Low-Power Interference-Tolerance Wideband Receiver for 802.11af/ah Long-Range Wi-Fi With Post-LNA Active N -Path Filter
Published in IEEE transactions on microwave theory and techniques (01-05-2018)“…A low-power interference-tolerance wideband receiver with post-LNA active N-path filter for RF channel selection is proposed for 802.1af/ah long-range Wi-Fi…”
Get full text
Journal Article -
9
A 4-GHz all digital fractional-N PLL with low-power TDC and big phase-error compensation
Published in 2011 IEEE Custom Integrated Circuits Conference (CICC) (01-09-2011)“…This paper presents an all-digital fractional-N PLL with a low-power TDC operating at the retimed reference clock. Two retimed reference clocks are employed to…”
Get full text
Conference Proceeding -
10
A 45-to-60-GHz Two-Band SiGe: C VCO for Millimeter-Wave Applications
Published in 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (01-06-2007)“…A 45 - 60-GHz two-band double cross-coupled differential VCO is designed and fabricated using 0.25 μm SiG:C BiCMOS process technology whose f max is greater…”
Get full text
Conference Proceeding -
11
A 15-GHz 7-channel SiGe:C PLL for 60-GHz WPAN Application
Published in 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (01-06-2007)“…In this paper, we present the design of 15-GHz frequency synthesizer for 60-GHz WPAN. The PLL generates 7 channels of output signals with 250 MHz step by using…”
Get full text
Conference Proceeding -
12
A 3.8-5.5-GHz Multi-Band CMOS Frequency Synthesizer for WPAN/WLAN Applications
Published in IEEE Custom Integrated Circuits Conference 2006 (01-09-2006)“…In this paper, we present a 3.8-5.5 GHz multi-band CMOS frequency synthesizer for WLAN and UWB applications. In the multi-band frequency synthesizer, both new…”
Get full text
Conference Proceeding -
13
A 9.1-to-11.5-GHz Four-Band PLL for X-Band Satellite & Optical Communication Applications
Published in 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (01-06-2007)“…In this paper, a 9.1 to 11.5 GHz four-band PLL is presented. In the proposed PLL, both an improved multi-modulus (MM) divider and an adaptive four-band LC VCO…”
Get full text
Conference Proceeding -
14
A 52GHz Millimeter-Wave PLL Synthesizer for 60GHz WPAN Radio
Published in 2008 European Microwave Integrated Circuit Conference (01-10-2008)“…In this paper, we present the design of 52-GHz frequency synthesizer for 60 GHz WPAN application. The PLL consists of 26 GHz PLL and 52 GHz frequency doubler,…”
Get full text
Conference Proceeding -
15
Cost Effective Parallel-branch Spiral Inductor with Enhanced Quality Factor and Resonance Frequency
Published in 2007 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (01-01-2007)“…In this paper, we present a cost effective parallel-branch spiral inductor with enhanced quality factor and resonance frequency. This structure is designed to…”
Get full text
Conference Proceeding -
16
A Low-Power Interference-Tolerance Wideband Receiver for 802.11af/ah Long-Range Wi-Fi With Post-LNA Active [Formula Omitted]-Path Filter
Published in IEEE transactions on microwave theory and techniques (01-01-2018)“…A low-power interference-tolerance wideband receiver with post-LNA active N-path filter for RF channel selection is proposed for 802.1af/ah long-range Wi-Fi…”
Get full text
Journal Article -
17
A wideband fully integrated SiGe BiCMOS medium power amplifier
Published in European Gallium Arsenide and Other Semiconductor Application Symposium, GAAS 2005 (2005)“…In this paper, a wideband 3.0 GHz-5.5 GHz medium power amplifier has been designed and fabricated using 0.8 /spl mu/m SiGe BiCMOS process technology. Passive…”
Get full text
Conference Proceeding -
18
A 1-8 GHz MMIC down-conversion mixer with input/output active baluns using SiGe HBT process
Published in Proceedings. 2004 IEEE Radio and Wireless Conference (IEEE Cat. No.04TH8746) (2004)“…A 1-8 GHz MMIC down-conversion mixer for RF receiver is designed and fabricated using 0.8 /spl mu/m SiGe HBT process technology. This mixer is implemented on…”
Get full text
Conference Proceeding -
19
A low-phase noise 5-GHz CCNF Colpitts VCO with parallel-branch inductors
Published in Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, 2005 (2005)“…In this paper, we propose both the 5 GHz CCNF Colpitts LC-tank VCO with less flicker noise upconversion and the parallel-branch inductor with 12 % Q-factor…”
Get full text
Conference Proceeding -
20
Characteristics of SiGe device fabricated by SiGe BiCMOS technology and its application to a 5.8 GHz MMIC down-conversion mixer
Published in Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, 2005 (2005)“…In this paper, a 5.8 GHz MMIC down-conversion mixers are designed and fabricated on chip using SiGe BiCMOS process technology. To fabricate a SiGe HBT, we use…”
Get full text
Conference Proceeding