Search Results - "Irani, K.B."
-
1
Integrated real-time and run-to-run control of etch depth in reactive ion etching
Published in IEEE transactions on semiconductor manufacturing (01-02-1997)“…Reactive Ion Etching (RIE) is a common process step in semiconductor manufacturing, yet the underlying mechanisms remain poorly understood. Our goal is to…”
Get full text
Journal Article -
2
Applying machine learning to semiconductor manufacturing
Published in IEEE expert (01-02-1993)“…The generalized ID3 (GID3) algorithm, which takes a training set of experimental data and produces a decision tree that predicts the outcome of future…”
Get full text
Journal Article -
3
Fragmenting relations horizontally using a knowledge-based approach
Published in IEEE transactions on software engineering (01-09-1991)“…In distributed DBMSs, one major issue in developing a horizontal fragmentation technique is what criteria to use to guide the fragmentation. The authors…”
Get full text
Journal Article -
4
Markovian queueing network models for performance analysis of a single-bus multiprocessor system
Published in IEEE transactions on computers (01-07-1990)“…An exact solution for the performance analysis of a typical single-bus multiprocessor system is presented. The multiprocessor system is modeled by a Markovian…”
Get full text
Journal Article -
5
The join algorithms on a shared-memory multiprocessor database machine
Published in IEEE transactions on software engineering (01-11-1988)“…The authors develop and present a large set of parallel algorithms for implementing the join operation on a shared-memory multiprocessor database machine. The…”
Get full text
Journal Article -
6
A methodology for solving problems: problem modeling and heuristic generation
Published in IEEE transactions on pattern analysis and machine intelligence (01-09-1988)“…A methodology is given for modeling a problem and solving it using the A* algorithm. The heuristic used for A* is mechanically generated from the simplified…”
Get full text
Journal Article -
7
Elimination of bottlenecks in dynamic dataflow processors
Published in Proceedings. SUPERCOMPUTING '88 (1988)“…A key component of a dynamic dataflow processor, the matching unit, has been identified as a major bottleneck. An alternative implementation for the matching…”
Get full text
Conference Proceeding -
8
Concept learning in default logic
Published in Proceedings Fourth International Conference on Tools with Artificial Intelligence TAI '92 (1992)“…A model of induction is presented. Knowledge that people use for inductive concept learning is represented explicitly in terms of default schemas. Therefore,…”
Get full text
Conference Proceeding -
9
A Designer For DBMS-Processable Logical Database Structures
Published in Fifth International Conference on Very Large Data Bases, 1979 (1979)“…An analytical approach to the design of logical database structures is presented. Inputs to the model consist of data item types and volume, associations among…”
Get full text
Conference Proceeding -
10
Minimization of Interprocessor Communication for Parallel Computation
Published in IEEE transactions on computers (01-11-1982)“…This paper is concerned with minimizing the delay due to data communication during the execution of a parallel algorithm on an SIMD computer with a two-way…”
Get full text
Journal Article -
11
A high performance dataflow processor for multiprocessor systems
Published in [1988] Proceedings. Workshop on the Future Trends of Distributed Computing Systems in the 1990s (1988)“…A configuration for a high-performance dataflow processor is proposed. The processor is equipped with a matching unit that allows multiple-token matching…”
Get full text
Conference Proceeding -
12
Analysis of intra-level isolation test structure data by multiple regression facilitate rule identification for diagnostic expert systems
Published in Proceedings of the 1989 International Conference on Microelectronic Test Structures (1989)“…It is shown that multiple regression analysis of data from test structures designed to evaluate VLSI fabrication processes for multilevel interconnects can…”
Get full text
Conference Proceeding