Search Results - "IONICA, Irina"

Refine Results
  1. 1

    A review of electrical characterization techniques for ultrathin FDSOI materials and devices by Cristoloveanu, Sorin, Bawedin, Maryline, Ionica, Irina

    Published in Solid-state electronics (01-03-2016)
    “…The characterization of nanosize SOI materials and devices is challenging because multiple oxides, interfaces and channels coexist. Conventional measurement…”
    Get full text
    Journal Article
  2. 2

    Impact of Blend Morphology on Interface State Recombination in Bulk Heterojunction Organic Solar Cells by Bouthinon, Benjamin, Clerc, Raphaël, Vaillant, Jérôme, Verilhac, Jean-Marie, Faure-Vincent, Jérôme, Djurado, David, Ionica, Irina, Man, Gabriel, Gras, Antoine, Pananakakis, Georges, Gwoziecki, Romain, Kahn, Antoine

    Published in Advanced functional materials (18-02-2015)
    “…This work is a reinvestigation of the impact of blend morphology and thermal annealing on the electrical performance of regioregular‐P3HT:PC60BM bulk…”
    Get full text
    Journal Article
  3. 3

    Optical Switching of Porphyrin-Coated Silicon Nanowire Field Effect Transistors by Winkelmann, Clemens B., Ionica, Irina, Chevalier, Xavier, Royal, Guy, Bucher, Christophe, Bouchiat, Vincent

    Published in Nano letters (01-06-2007)
    “…We study porphyrin derivative coated silicon nanowire field effect transistors (SiNW-FETs), which display a large, stable, and reproducible conductance…”
    Get full text
    Journal Article
  4. 4

    Effect of back gate on parasitic bipolar effect in FD SOI MOSFETs by Fanyu Liu, Ionica, Irina, Bawedin, Maryline, Cristoloveanu, Sorin

    “…In short-channel fully-depleted (FD) silicon-on-insulator (SOI) MOSFETs, the drain leakage current is enhanced by the parasitic bipolar transistor. The…”
    Get full text
    Conference Proceeding
  5. 5

    Super-Nernstian pH detection using out-of-equilibrium body potential in silicon on insulator ISFET sensors: Proof-of-concept and optimization paths by Alepidis, Miltiadis, Delacour, Cecile, Bawedin, Maryline, Ionica, Irina

    Published in Sensors and actuators. A. Physical. (01-08-2024)
    “…In this work, we demonstrate pH sensing using the out-of-equilibrium body potential (VB) monitored in silicon-on-insulator (SOI) double-gate “ISFET-like”…”
    Get full text
    Journal Article
  6. 6

    Novel DNA Biosensor Based on the Out-of-Equilibrium Body Potential Method in Silicon-on-Insulator by Benea, Licinius, Popescu, Melania, Bawedin, Maryline, Simion, Monica, Ionica, Irina

    Published in IEEE sensors journal (01-12-2020)
    “…In this paper, we applied the out-of-equilibrium body potential measurements in a silicon-on-insulator (SOI) structure as a mean of DNA detection. The biochips…”
    Get full text
    Journal Article
  7. 7

    Out-of-Equilibrium Body Potential Measurement on Silicon-on-Insulator With Deposited Metal Contacts by Alepidis, Miltiadis, Bouchard, Aude, Delacour, Cecile, Bawedin, Maryline, Ionica, Irina

    Published in IEEE transactions on electron devices (01-11-2020)
    “…This article focuses on one of the floating body effects in silicon-on-insulator (SOI) substrates, the out-of-equilibrium body potential. Unlike the already…”
    Get full text
    Journal Article
  8. 8

    A simple test structure for the electrical characterization of front and back channels for advanced SOI technology development by Alepidis, M., Ionica, I., Milesi, F., Bresson, N., Gaudin, G., Cristoloveanu, S., Reboh, S.

    Published in Solid-state electronics (01-11-2021)
    “…•Double gate structures for channel material and gate stack characterization.•Easy and simple techniques based on the pseudo-MSOFET configuration.•Fast…”
    Get full text
    Journal Article
  9. 9

    Out-of-equilibrium body potential measurements in pseudo-MOSFET for sensing applications by Benea, Licinius, Bawedin, Maryline, Delacour, Cécile, Ionica, Irina

    Published in Solid-state electronics (01-05-2018)
    “…•The aim of this paper is to present the out-of-equilibrium body potential behaviour in the Ψ-MOSFET configuration.•Consistent measurements in this…”
    Get full text
    Journal Article
  10. 10

    Origin of the Out-of-Equilibrium Body Potential In Silicon on Insulator Devices With Metal Contacts by Alepidis, M., Ghibaudo, G., Bawedin, M., Ionica, I.

    Published in IEEE electron device letters (01-12-2021)
    “…This work addresses the origin of the transient body potential variation in silicon on insulator (SOI) with deposited metal contacts, under back-gate bias…”
    Get full text
    Journal Article
  11. 11

    Methodology for parameters extraction with undoped junctionless EZ-FETs by Zerhouni Abdou, N., Reboh, S., Brunet, L., Alepidis, M., Acosta Alba, P., Cristoloveanu, S., Ionica, I.

    Published in Solid-state electronics (01-07-2024)
    “…The junctionless EZ-FET is a simple FDSOI-like device that requires only two lithography levels and standard processing steps. With its simplified architecture…”
    Get full text
    Journal Article
  12. 12

    Experimental and simulation investigation of the out-of-equilibrium phenomena on the pseudo-MOSFET configuration under transient linear voltage ramps by Alepidis, Miltiadis, Benea, Licinius, Bucci, Davide, Mescot, Xavier, Bawedin, Maryline, Ionica, Irina

    Published in Solid-state electronics (01-06-2020)
    “…The pseudo-MOSFET configuration is an electrical characterization technique developed for silicon-on-insulator (SOI) wafers. The wide variety of experiments…”
    Get full text
    Journal Article
  13. 13

    Undoped junctionless EZ-FET: Model and measurements by Zerhouni Abdou, N., Reboh, S., Alepidis, M., Brunet, L., Acosta Alba, P., Cristoloveanu, S., Ionica, I.

    Published in Solid-state electronics (01-10-2023)
    “…•An EZFET is a simple and reliable characterization device for substrates and gate stacks.•Junctionless EZFET removes the temperature limitation of junctions…”
    Get full text
    Journal Article
  14. 14

    Extraction of the Parasitic Bipolar Gain Using the Back-Gate in Ultrathin FD SOI MOSFETs by Fanyu Liu, Ionica, Irina, Bawedin, Maryline, Cristoloveanu, Sorin

    Published in IEEE electron device letters (01-02-2015)
    “…We propose a new method to extract the gain of the parasitic bipolar transistor in ultrathin fully-depleted silicon-on-insulator MOSFETs. The method is based…”
    Get full text
    Journal Article
  15. 15

    Split-Capacitance and Conductance-Frequency Characteristics of SOI Wafers in Pseudo-MOSFET Configuration by Pirro, Luca, Diab, Amer, Ionica, Irina, Ghibaudo, Gerard, Faraone, Lorenzo, Cristoloveanu, Sorin

    Published in IEEE transactions on electron devices (01-09-2015)
    “…Recent experimental results have demonstrated the possibility of characterizing silicon-on-insulator (SOI) wafers through split C-V measurements in the…”
    Get full text
    Journal Article
  16. 16

    Neuron‐Gated Silicon Nanowire Field Effect Transistors to Follow Single Spike Propagation within Neuronal Network by Delacour, Cécile, Veliev, Farida, Crozes, Thierry, Bres, Guillaume, Minet, Julien, Ionica, Irina, Ernst, Thomas, Briançon-Marjollet, Anne, Albrieux, Mireille, Villard, Catherine

    Published in Advanced engineering materials (01-04-2021)
    “…Silicon nanowire field effect transistors (SiNW‐FETs) provide a local probe for sensing neuronal activity at the subcellular scale, thanks to their nanometer…”
    Get full text
    Journal Article
  17. 17

    Back-gate effects and mobility characterization in junctionless transistor by Parihar, Mukta Singh, Liu, Fanyu, Navarro, Carlos, Barraud, Sylvain, Bawedin, Maryline, Ionica, Irina, Kranti, Abhinav, Cristoloveanu, Sorin

    Published in Solid-state electronics (01-11-2016)
    “…This work addresses the effect of inter-gate coupling on back-channel characteristics of planar accumulation-mode junctionless (JL) MOSFETs, fabricated with…”
    Get full text
    Journal Article
  18. 18

    RC Model for Frequency Dependence of Split C hbox - - V Measurements on Bare SOI Wafers by Diab, Amer, Ionica, Irina, Ghibaudo, Gerard, Cristoloveanu, Sorin

    Published in IEEE electron device letters (01-06-2013)
    “…The feasibility of split C hbox - - V measurements for direct evaluation of carrier mobility in as-fabricated silicon-on-insulator wafers has been…”
    Get full text
    Journal Article
  19. 19

    [Formula Omitted] Model for Frequency Dependence of Split [Formula Omitted] Measurements on Bare SOI Wafers by Diab, Amer, Ionica, Irina, Ghibaudo, Gerard, Cristoloveanu, Sorin

    Published in IEEE electron device letters (01-06-2013)
    “…The feasibility of split [Formula Omitted] measurements for direct evaluation of carrier mobility in as-fabricated silicon-on-insulator wafers has been…”
    Get full text
    Journal Article
  20. 20

    Low Temperature Junction Formation for EZ-FET by Zerhouni Abdou, N., Acosta Alba, P., Brunet, L., Milesi, F., Opprecht, M., Gallard, M., Reboh, S., Ionica, I.

    “…The EZ-FET is a device with simplified architecture and processing that enables fast electrical characterization of semiconductor films on insulators (SOI)…”
    Get full text
    Journal Article