Search Results - "IONICA, Irina"
-
1
A review of electrical characterization techniques for ultrathin FDSOI materials and devices
Published in Solid-state electronics (01-03-2016)“…The characterization of nanosize SOI materials and devices is challenging because multiple oxides, interfaces and channels coexist. Conventional measurement…”
Get full text
Journal Article -
2
Impact of Blend Morphology on Interface State Recombination in Bulk Heterojunction Organic Solar Cells
Published in Advanced functional materials (18-02-2015)“…This work is a reinvestigation of the impact of blend morphology and thermal annealing on the electrical performance of regioregular‐P3HT:PC60BM bulk…”
Get full text
Journal Article -
3
Optical Switching of Porphyrin-Coated Silicon Nanowire Field Effect Transistors
Published in Nano letters (01-06-2007)“…We study porphyrin derivative coated silicon nanowire field effect transistors (SiNW-FETs), which display a large, stable, and reproducible conductance…”
Get full text
Journal Article -
4
Effect of back gate on parasitic bipolar effect in FD SOI MOSFETs
Published in 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S) (01-10-2014)“…In short-channel fully-depleted (FD) silicon-on-insulator (SOI) MOSFETs, the drain leakage current is enhanced by the parasitic bipolar transistor. The…”
Get full text
Conference Proceeding -
5
Super-Nernstian pH detection using out-of-equilibrium body potential in silicon on insulator ISFET sensors: Proof-of-concept and optimization paths
Published in Sensors and actuators. A. Physical. (01-08-2024)“…In this work, we demonstrate pH sensing using the out-of-equilibrium body potential (VB) monitored in silicon-on-insulator (SOI) double-gate “ISFET-like”…”
Get full text
Journal Article -
6
Novel DNA Biosensor Based on the Out-of-Equilibrium Body Potential Method in Silicon-on-Insulator
Published in IEEE sensors journal (01-12-2020)“…In this paper, we applied the out-of-equilibrium body potential measurements in a silicon-on-insulator (SOI) structure as a mean of DNA detection. The biochips…”
Get full text
Journal Article -
7
Out-of-Equilibrium Body Potential Measurement on Silicon-on-Insulator With Deposited Metal Contacts
Published in IEEE transactions on electron devices (01-11-2020)“…This article focuses on one of the floating body effects in silicon-on-insulator (SOI) substrates, the out-of-equilibrium body potential. Unlike the already…”
Get full text
Journal Article -
8
A simple test structure for the electrical characterization of front and back channels for advanced SOI technology development
Published in Solid-state electronics (01-11-2021)“…•Double gate structures for channel material and gate stack characterization.•Easy and simple techniques based on the pseudo-MSOFET configuration.•Fast…”
Get full text
Journal Article -
9
Out-of-equilibrium body potential measurements in pseudo-MOSFET for sensing applications
Published in Solid-state electronics (01-05-2018)“…•The aim of this paper is to present the out-of-equilibrium body potential behaviour in the Ψ-MOSFET configuration.•Consistent measurements in this…”
Get full text
Journal Article -
10
Origin of the Out-of-Equilibrium Body Potential In Silicon on Insulator Devices With Metal Contacts
Published in IEEE electron device letters (01-12-2021)“…This work addresses the origin of the transient body potential variation in silicon on insulator (SOI) with deposited metal contacts, under back-gate bias…”
Get full text
Journal Article -
11
Methodology for parameters extraction with undoped junctionless EZ-FETs
Published in Solid-state electronics (01-07-2024)“…The junctionless EZ-FET is a simple FDSOI-like device that requires only two lithography levels and standard processing steps. With its simplified architecture…”
Get full text
Journal Article -
12
Experimental and simulation investigation of the out-of-equilibrium phenomena on the pseudo-MOSFET configuration under transient linear voltage ramps
Published in Solid-state electronics (01-06-2020)“…The pseudo-MOSFET configuration is an electrical characterization technique developed for silicon-on-insulator (SOI) wafers. The wide variety of experiments…”
Get full text
Journal Article -
13
Undoped junctionless EZ-FET: Model and measurements
Published in Solid-state electronics (01-10-2023)“…•An EZFET is a simple and reliable characterization device for substrates and gate stacks.•Junctionless EZFET removes the temperature limitation of junctions…”
Get full text
Journal Article -
14
Extraction of the Parasitic Bipolar Gain Using the Back-Gate in Ultrathin FD SOI MOSFETs
Published in IEEE electron device letters (01-02-2015)“…We propose a new method to extract the gain of the parasitic bipolar transistor in ultrathin fully-depleted silicon-on-insulator MOSFETs. The method is based…”
Get full text
Journal Article -
15
Split-Capacitance and Conductance-Frequency Characteristics of SOI Wafers in Pseudo-MOSFET Configuration
Published in IEEE transactions on electron devices (01-09-2015)“…Recent experimental results have demonstrated the possibility of characterizing silicon-on-insulator (SOI) wafers through split C-V measurements in the…”
Get full text
Journal Article -
16
Neuron‐Gated Silicon Nanowire Field Effect Transistors to Follow Single Spike Propagation within Neuronal Network
Published in Advanced engineering materials (01-04-2021)“…Silicon nanowire field effect transistors (SiNW‐FETs) provide a local probe for sensing neuronal activity at the subcellular scale, thanks to their nanometer…”
Get full text
Journal Article -
17
Back-gate effects and mobility characterization in junctionless transistor
Published in Solid-state electronics (01-11-2016)“…This work addresses the effect of inter-gate coupling on back-channel characteristics of planar accumulation-mode junctionless (JL) MOSFETs, fabricated with…”
Get full text
Journal Article -
18
RC Model for Frequency Dependence of Split C hbox - - V Measurements on Bare SOI Wafers
Published in IEEE electron device letters (01-06-2013)“…The feasibility of split C hbox - - V measurements for direct evaluation of carrier mobility in as-fabricated silicon-on-insulator wafers has been…”
Get full text
Journal Article -
19
[Formula Omitted] Model for Frequency Dependence of Split [Formula Omitted] Measurements on Bare SOI Wafers
Published in IEEE electron device letters (01-06-2013)“…The feasibility of split [Formula Omitted] measurements for direct evaluation of carrier mobility in as-fabricated silicon-on-insulator wafers has been…”
Get full text
Journal Article -
20
Low Temperature Junction Formation for EZ-FET
Published in IEEE journal of the Electron Devices Society (01-01-2024)“…The EZ-FET is a device with simplified architecture and processing that enables fast electrical characterization of semiconductor films on insulators (SOI)…”
Get full text
Journal Article