Search Results - "Hill, Mark D"

Refine Results
  1. 1

    Design Tradeoffs in CXL-Based Memory Pools for Public Cloud Platforms by Berger, Daniel S., Ernst, Daniel, Li, Huaicheng, Zardoshti, Pantea, Shah, Monish, Rajadnya, Samir, Lee, Scott, Hsu, Lisa, Agarwal, Ishwar, Hill, Mark D., Bianchini, Ricardo

    Published in IEEE MICRO (01-03-2023)
    “…DRAM is a key driver of performance and cost in public cloud servers. At the same time, a significant amount of DRAM is underutilized due to fragmented use…”
    Get full text
    Journal Article
  2. 2
  3. 3

    Amdahl's Law in the Multicore Era by Hill, M.D., Marty, M.R.

    Published in Computer (Long Beach, Calif.) (01-07-2008)
    “…Augmenting Amdahl's law with a corollary for multicore hardware makes it relevant to future generations of chips with multiple processor cores. Obtaining…”
    Get full text
    Journal Article
  4. 4

    On the Spectre and Meltdown Processor Security Vulnerabilities by Hill, Mark D., Masters, Jon, Ranganathan, Parthasarathy, Turner, Paul, Hennessy, John L.

    Published in IEEE MICRO (01-03-2019)
    “…This paper first reviews the Spectre and Meltdown processor security vulnerabilities that were revealed during January–October 2018 and that allow the…”
    Get full text
    Journal Article
  5. 5

    Retrospective on Amdahl's Law in the Multicore Era by Hill, Mark D., Marty, Michael R.

    Published in Computer (Long Beach, Calif.) (2017)
    “…The authors of a 2008 Computer article reflect on their corollaries to Amdahl's law almost 10 years later…”
    Get full text
    Journal Article
  6. 6

    Agile Paging for Efficient Memory Virtualization by Gandhi, Jayneel, Hill, Mark D., Swift, Michael M.

    Published in IEEE MICRO (2017)
    “…Virtualization provides benefits for many workloads, but the overheads of virtualizing memory are still high. The cost comes from managing two levels of…”
    Get full text
    Journal Article
  7. 7

    Supporting Very Large DRAM Caches with Compound-Access Scheduling and MissMap by Loh, G., Hill, M. D.

    Published in IEEE MICRO (01-05-2012)
    “…This work efficiently enables conventional block sizes for very large die-stacked DRAM caches with two innovations: it makes hits faster with compound-access…”
    Get full text
    Journal Article
  8. 8

    Redundant Memory Mappings for fast access to large memories by Karakostas, Vasileios, Gandhi, Jayneel, Ayar, Furkan, Cristal, Adrian, Hill, Mark D., McKinley, Kathryn S., Nemirovsky, Mario, Swift, Michael M., Unsal, Osman

    “…Page-based virtual memory improves programmer productivity, security, and memory utilization, but incurs performance overheads due to costly page table walks…”
    Get full text
    Conference Proceeding
  9. 9

    Range Translations for Fast Virtual Memory by Gandhi, Jayneel, Karakostas, Vasileios, Ayar, Furkan, Cristal, Adrian, Hill, Mark D., McKinley, Kathryn S., Nemirovsky, Mario, Swift, Michael M., Unsal, Osman S.

    Published in IEEE MICRO (01-05-2016)
    “…Modern workloads suffer high execution-time overhead due to page-based virtual memory. The authors introduce range translations that map arbitrary-sized…”
    Get full text
    Journal Article
  10. 10

    Security Implications of Third-Party Accelerators by Olson, Lena E., Sethumadhavan, Simha, Hill, Mark D.

    Published in IEEE computer architecture letters (01-01-2016)
    “…Third-party accelerators offer system designers high performance and low energy without the market delay of in-house development. However, complex third-party…”
    Get full text
    Journal Article
  11. 11

    Proprietary versus Open Instruction Sets by Hill, Mark D., Christie, Dave, Patterson, David, Yi, Joshua J., Chiou, Derek, Sendag, Resit

    Published in IEEE MICRO (01-07-2016)
    “…This article presents position statements and a question-and-answer session by panelists at the 4th Workshop on Computer Architecture Research Directions. The…”
    Get full text
    Journal Article
  12. 12

    Energy-efficient address translation by Karakostas, Vasileios, Gandhi, Jayneel, Cristal, Adrian, Hill, Mark D., McKinley, Kathryn S., Nemirovsky, Mario, Swift, Michael M., Unsal, Osman S.

    “…Address translation is fundamental to processor performance. Prior work focused on reducing Translation Lookaside Buffer (TLB) misses to improve performance…”
    Get full text
    Conference Proceeding Journal Article
  13. 13

    MRI detects early hindlimb muscle atrophy in Gly93Ala superoxide dismutase-1 (G93A SOD1) transgenic mice, an animal model of familial amyotrophic lateral sclerosis by Brooks, Keith J., Hill, Mark D. W., Hockings, Paul D., Reid, David G.

    Published in NMR in biomedicine (01-02-2004)
    “…MRI has been used to measure hindlimb muscle volume in female and male transgenic mice overexpressing the Gly93Ala (G93A) mutant human superoxide dismutase 1…”
    Get full text
    Journal Article
  14. 14

    LogTM-SE: Decoupling Hardware Transactional Memory from Caches by Yen, L., Bobba, J., Marty, M.R., Moore, K.E., Volos, H., Hill, M.D., Swift, M.M., Wood, D.A.

    “…This paper proposes a hardware transactional memory (HTM) system called LogTM Signature Edition (LogTM-SE). LogTM-SE uses signatures to summarize a…”
    Get full text
    Conference Proceeding
  15. 15
  16. 16
  17. 17

    Spatial recognition test: A novel cognition task for assessing topographical memory in mice by Havolli, Enes, Hill, Mark DW, Godley, Annie, Goetghebeur, Pascal JD

    Published in Journal of psychopharmacology (Oxford) (01-06-2017)
    “…Dysfunction in topographical memory is a core feature of several neurological disorders. There is a large unmet medical need to address learning and memory…”
    Get full text
    Journal Article
  18. 18

    Challenges in computer architecture evaluation by Skadron, K., Martonosi, M., August, D.I., Hill, M.D., Lilja, D.J., Pai, V.S.

    Published in Computer (Long Beach, Calif.) (01-08-2003)
    “…We focus on problems suited to the current evaluation infrastructure. The current limitation and trends in evaluation techniques are troublesome and could…”
    Get full text
    Journal Article
  19. 19

    Data page layouts for relational databases on deep memory hierarchies by AILAMAKI, Anastassia, DEWITT, David J, HILL, Mark D

    Published in The VLDB journal (01-11-2002)
    “…Relational database systems have traditionally optimized for I/O performance and organized records sequentially on disk pages using the N-ary Storage Model…”
    Get full text
    Conference Proceeding Journal Article
  20. 20

    Multiprocessors should support simple memory consistency models by Hill, M.D.

    Published in Computer (Long Beach, Calif.) (01-08-1998)
    “…In the future, many computers will contain multiple processors, in part because the marginal cost of adding a few additional processors is so low that only…”
    Get full text
    Journal Article