Search Results - "Higashitani, M"
-
1
Perioperative Complications After Aorto-iliac Stenting: Associated Factors and Impact on Follow-up Cardiovascular Prognosis
Published in European journal of vascular and endovascular surgery (01-02-2014)“…Objectives To investigate factors associated with 30-day perioperative complications (POC) after aorto-iliac (AI) stenting, and to compare follow-up…”
Get full text
Journal Article -
2
Particle Swarm Optimization Considering the Concept of Predator-Prey Behavior
Published in 2006 IEEE International Conference on Evolutionary Computation (2006)“…Recently, a variety of optimization algorithms has developed as systems get complicated. One of those is called Particle Swarm Optimization (PSO). PSO is an…”
Get full text
Conference Proceeding -
3
Short-and long-term clinical impact of intravascular ultrasound-guided endovascular treatment for patients with peripheral artery disease
Published in European heart journal (09-11-2023)“…Abstract Background Intravascular ultrasound (IVUS) has become a standard procedure in coronary intervention, but it is unclear whether IVUS usage improves…”
Get full text
Journal Article -
4
Statins bring the prognostic impact only in peripheral artery disease patients with elevated c-reactive proteins -subanalysis from multicenter registry
Published in European heart journal (01-11-2020)“…Abstract Introduction Recent trials demonstrated favorable effects of statins on the clinical prognosis, partly through anti-inflammatory properties, in…”
Get full text
Journal Article -
5
Three bits per cell floating gate NAND flash memory technology for 30nm and beyond
Published in 2009 IEEE International Reliability Physics Symposium (01-01-2009)“…Three bits per cell NAND Flash Memory Technology for 30 nm and beyond has been successfully developed with floating gate technology. Tight natural V th…”
Get full text
Conference Proceeding -
6
2206Prevalence and determinants of complicated grief in bereaved caregivers of patients admitted for cardiovascular diseases
Published in European heart journal (01-10-2019)“…Abstract Introduction Few studies have examined complicated grief in bereaved caregivers of patients with cardiovascular diseases (CVD), in contrast with…”
Get full text
Journal Article -
7
Fusion partner–specific mutation profiles and KRAS mutations as adverse prognostic factors in MLL-rearranged AML
Published in Blood advances (13-10-2020)“…Mixed-lineage leukemia (MLL) gene rearrangements are among the most frequent chromosomal abnormalities in acute myeloid leukemia (AML). MLL fusion patterns are…”
Get full text
Journal Article -
8
A 34 MB/s MLC Write Throughput 16 Gb NAND With All Bit Line Architecture on 56 nm Technology
Published in IEEE journal of solid-state circuits (01-01-2009)“…A 16 Gb 4-state MLC NAND flash memory augments the sustained program throughput to 34 MB/s by fully exercising all the available cells along a selected word…”
Get full text
Journal Article Conference Proceeding -
9
A 40-ns 64-Mb DRAM with 64-b parallel data bus architecture
Published in IEEE journal of solid-state circuits (01-11-1991)“…The authors describe circuit techniques for wide input/output (I/O) data path and high-speed 64-Mb dynamic RAMs (DRAMs). A hierarchical data bus structure…”
Get full text
Journal Article -
10
A 16 Gb 3-Bit Per Cell (X3) NAND Flash Memory on 56 nm Technology With 8 MB/s Write Rate
Published in IEEE journal of solid-state circuits (01-01-2009)“…A 16 Gb 8-level NAND flash chip on 56 nm CMOS technology has been fabricated and is being reported for the first time. This is the first 3-bit per cell (X3)…”
Get full text
Journal Article Conference Proceeding -
11
A 151-mm ^ 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology
Published in IEEE journal of solid-state circuits (01-01-2012)“…A 64-Gb MLC (2 bit/cell) NAND flash memory with the highest memory density to date as an MLC flash memory, has been successfully developed. To decrease the…”
Get full text
Journal Article -
12
A 5.6MB/s 64Gb 4b/Cell NAND Flash memory in 43nm CMOS
Published in 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (01-02-2009)“…Today NAND flash memory is used for data and code storage in digital cameras, USB devices, cell phones, camcorders, and solid-state disk drives. To satisfy the…”
Get full text
Conference Proceeding -
13
A 146-mm/sup 2/ 8-gb multi-level NAND flash memory with 70-nm CMOS technology
Published in IEEE journal of solid-state circuits (01-01-2006)“…An 8-Gb multi-level NAND Flash memory with 4-level programmed cells has been developed successfully. The cost-effective small chip has been fabricated in 70-nm…”
Get full text
Journal Article -
14
A novel self-aligned shallow trench isolation cell for 90 nm 4 Gbit NAND flash EEPROMs
Published in 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407) (2003)“…Recently, the new memory structures, those FG and AA are completely self aligned, are qualified for 4Gb NAND flash memory in 90 nm technology node. This paper…”
Get full text
Conference Proceeding -
15
A 56-nm CMOS 99-mm super(2) 8-Gb Multi-Level NAND Flash Memory With 10-MB/s Program Throughput
Published in IEEE journal of solid-state circuits (01-01-2007)“…A single 3.3-V only, 8-Gb NAND flash memory with the smallest chip to date, 98.8 mm super(2), has been successfully developed. This is the world's first…”
Get full text
Journal Article -
16
A 130.7mm2 2-layer 32Gb ReRAM memory device in 24nm technology
Published in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (01-02-2013)“…ReRAM has been considered as one of the potential technologies for the next-generation nonvolatile memory, given its fast access speed, high reliability, and…”
Get full text
Conference Proceeding -
17
A 146-mm super(2) 8-gb multi-level NAND flash memory with 70-nm CMOS technology
Published in IEEE journal of solid-state circuits (01-01-2006)“…An 8-Gb multi-level NAND Flash memory with 4-level programmed cells has been developed successfully. The cost-effective small chip has been fabricated in 70-nm…”
Get full text
Journal Article -
18
A 146- $hbox mm^2$ 8-Gb Multi-Level NAND Flash Memory With 70-nm CMOS Technology
Published in IEEE journal of solid-state circuits (01-01-2006)Get full text
Journal Article -
19
A 56-nm CMOS 99-mm2 8-Gb multi-level NAND flash memory with 10-MB/s program throughput
Published in IEEE journal of solid-state circuits (2007)“…[...] noise cancellation circuits and the dual VDD-line scheme realize both a small die size and a fast programming…”
Get full text
Conference Proceeding Journal Article -
20
A 56-nm CMOS 99- }^ 8-Gb Multi-Level NAND Flash Memory With 10-MB/s Program Throughput
Published in IEEE journal of solid-state circuits (01-01-2007)“…A single 3.3-V only, 8-Gb NAND flash memory with the smallest chip to date, 98.8 mm 2 , has been successfully developed. This is the world's first integrated…”
Get full text
Journal Article