Dynamic Partial Reconfiguration in Space Applications

Dynamic Partial Reconfiguration in Space Applications

The demand for high-performance on-board processing in space applications drastically increased because of the discrepancy between extreme high data volume and low downlink channel capacity. Furthermore in-flight reconfigurability and dynamic partial reconfiguration enhances space applications with...

Full description

Saved in:
Bibliographic Details
Published in:2009 NASA/ESA Conference on Adaptive Hardware and Systems pp. 336 - 343
Main Authors: Osterloh, B., Michalik, H., Habinc, S.A., Fiethe, B.
Format: Conference Proceeding
Language:English
Published: IEEE 01-07-2009
Subjects:
Channel capacity
Costs
Downlink
dynamic
Fault tolerant systems
Field programmable gate arrays
Hardware
Leon3
partial
Reconfigurable logic
reconfiguration
Resource management
Runtime
SoCWire
space
Space technology
spacewire
virtex
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The demand for high-performance on-board processing in space applications drastically increased because of the discrepancy between extreme high data volume and low downlink channel capacity. Furthermore in-flight reconfigurability and dynamic partial reconfiguration enhances space applications with re-programmable hardware and at run-time adaptive functionality. Therefore it is a maintenance and performance improvement. Furthermore it enables mission specific adaptability on demand on board of S/C. Additionally dynamic partial reconfiguration is an improvement in terms of resource utilization and costs. Current space qualified reprogrammable FPGA technologies provide large logic density and have already successfully demonstrated their suitability for space applications. To achieve such an advanced dynamic partial reconfigurable system an appropriate FPGA architecture has to be chosen and the requirements to meet a high reliable system have to be analyzed. In this paper the current available reprogrammable FPGA technologies will be compared and their suitability for a dynamic partial reconfiguration will be outlined. The requirements to achieve a high reliable fault tolerant system will be presented and a framework is proposed.
ISBN:0769537146
9780769537146
DOI:10.1109/AHS.2009.13