Search Results - "Guarini, K. W."
-
1
Integration of self-assembled diblock copolymers for semiconductor capacitor fabrication
Published in Applied physics letters (16-07-2001)“…We combine a self-organizing diblock copolymer system with semiconductor processing to produce silicon capacitors with increased charge storage capacity over…”
Get full text
Journal Article -
2
Growth of Silicon Oxide in Thin Film Block Copolymer Scaffolds
Published in Advanced materials (Weinheim) (19-04-2004)“…Thin films of asymmetric diblock copolymers have been used as scaffolds to define an ordered array of nanometer‐scale reaction vessels in which high density…”
Get full text
Journal Article -
3
Effect of tensile uniaxial stress on the electron transport properties of deeply scaled FD-SOI n-type MOSFETs
Published in IEEE electron device letters (01-04-2006)“…The effect of longitudinal uniaxial mechanical stress on electron mobility in high-performance fully depleted ultrathin silicon-on-insulator nFETs with a…”
Get full text
Journal Article -
4
High-quality crystalline layer transfer from a silicon-on-insulator substrate onto a sapphire substrate using wafer bonding
Published in Journal of electronic materials (01-11-2003)Get full text
Journal Article -
5
Optimization of Diblock Copolymer Thin Film Self Assembly
Published in Advanced materials (Weinheim) (16-09-2002)“…How can optimum long‐range order be achieved by self‐assembly of polystyrene/polymethylmethacrylate (PS/PMMA) block copolymers? Here the film thickness,…”
Get full text
Journal Article -
6
Process integration of self-assembled polymer templates into silicon nanofabrication
Published in Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures (01-11-2002)“…Self-assembled diblock copolymer thin films are used as sacrificial layers for the transfer of dense nanoscale patterns into more robust materials. We detail…”
Get full text
Conference Proceeding -
7
Structural evolution of cylindrical-phase diblock copolymer thin films
Published in Journal of polymer science. Part A, Polymer chemistry (15-04-2004)“…We have measured the time evolution of the self‐assembly process in perpendicular‐oriented cylindrical‐phase diblock copolymer thin films using statistical…”
Get full text
Journal Article -
8
Nanoscale patterning using self-assembled polymers for semiconductor applications
Published in Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures (01-11-2001)“…Thin films of self-organizing diblock copolymers may be suitable for semiconductor applications since they enable patterning of ordered domains with dimensions…”
Get full text
Conference Proceeding Journal Article -
9
High-capacity, self-assembled metal-oxide-semiconductor decoupling capacitors
Published in IEEE electron device letters (01-09-2004)“…We combine nanometer-scale polymer self assembly with advanced semiconductor microfabrication to produce metal-oxide-semiconductor (MOS) capacitors with…”
Get full text
Journal Article -
10
Microfabricated silicon solid immersion lens
Published in Journal of microelectromechanical systems (01-09-2001)“…We present the microfabrication of a solid immersion lens from silicon for scanning near-field optical microscopy. The solid immersion lens (SIL) achieves…”
Get full text
Journal Article -
11
High performance FDSOI CMOS technology with metal gate and high-k
Published in Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005 (2005)“…A high performance FDSOI CMOS technology featuring metal gate electrodes and high-k gate dielectrics is presented. Work-function tuning is accomplished by…”
Get full text
Conference Proceeding -
12
Mobility and CMOS devices/circuits on sub-10nm [110] ultra thin body SOI
Published in Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005 (2005)“…For the first time, we show the experimental inversion mobility data on ultra thin [110] SOI substrates for thickness as thin as 6nm. Both electron and hole…”
Get full text
Conference Proceeding -
13
Effect of contact liner stress in high-performance FDSOI devices with ultra-thin silicon channels and 30 nm gate lengths
Published in 2005 IEEE International SOI Conference Proceedings (2005)“…We have investigated for the first time the effect of stressed contact liners on the performance of fully depleted ultra-thin channel CMOS devices with a…”
Get full text
Conference Proceeding -
14
Stable SRAM cell design for the 32 nm node and beyond
Published in Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005 (2005)“…SRAM cell stability will be a primary concern for future technologies due to variability and decreasing power supply voltages. 6T-SRAM can be optimized for…”
Get full text
Conference Proceeding -
15
Aggressively scaled (0.143 /spl mu/m/sup 2/) 6T-SRAM cell for the 32 nm node and beyond
Published in IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004 (2004)“…A 0.143 /spl mu/m/sup 2/ 6T-SRAM cell has been fabricated using a planar SOI technology with mixed electron-beam and optical lithography. This is the smallest…”
Get full text
Conference Proceeding -
16
Scattering Study on the Selective Solvent Swelling Induced Surface Reconstruction
Published in Macromolecules (20-04-2004)“…A selective solvent induced surface reconstruction of thin films of an asymmetric diblock copolymer of poly(styrene-b-methyl methacrylate) was investigated by…”
Get full text
Journal Article -
17
Two gates are better than one [double-gate MOSFET process]
Published in IEEE circuits and devices magazine (01-01-2003)“…A planar self-aligned double-gate MOSFET process has been implemented where a unique sidewall source/drain structure (S/D) permits self-aligned patterning of…”
Get full text
Journal Article -
18
Interface studies of tungsten gate metal–oxide–silicon capacitors
Published in Applied physics letters (14-05-2001)Get full text
Journal Article -
19
Two gates are better than one - double-gate MOSFET process
Published in IEEE circuits and devices magazine (01-01-2003)“…A planar self-aligned double-gate MOSFET process has been implemented where a unique sidewall source/drain structure (S/D) permits self-aligned patterning of…”
Get full text
Journal Article -
20
Triple-self-aligned, planar double-gate MOSFETs: devices and circuits
Published in International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224) (2001)“…We introduce a planar, triple-self-aligned double-gate FET structure ("PAGODA"). Device fabrication incorporates wafer bonding, front-end CMP, mixed…”
Get full text
Conference Proceeding