Search Results - "Greskamp, Brian"

VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects by Sarangi, S.R., Greskamp, B., Teodorescu, R., Nakano, J., Tiwari, A., Torrellas, J.

“…Within-die parameter variation poses a major challenge to high-performance microprocessor design, negatively impacting a processor's frequency and leakage…”
Get full text

Unifying on-chip and inter-node switching within the Anton 2 network by Towles, Brian, Grossman, J. P., Greskamp, Brian, Shaw, David E.

“…The design of network architectures has become increasingly complex as the chips connected by inter-node networks have emerged as distributed systems in their…”
Get full text

The Specialized High-Performance Network on Anton 3 by Shim, Keun Sup, Greskamp, Brian, Towles, Brian, Edwards, Bruce, Grossman, J.P., Shaw, David E.

“…Molecular dynamics (MD) simulation, a computationally intensive method that provides invaluable insights into the behavior of biomolecules, typically requires…”
Get full text

Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking by Greskamp, B., Torrellas, J.

“…Under current worst-case design practices, manufacturers specify conservative values for processor frequencies in order to guarantee correctness. To recover…”
Get full text

EVAL: Utilizing processors with variation-induced timing errors by Sarangi, Smruti, Greskamp, Brian, Tiwari, Abhishek, Torrellas, Josep

“…Parameter variation in integrated circuits causes sections of a chip to be slower than others. If, to prevent any resulting timing errors, we design processors…”
Get full text

The BubbleWrap many-core: popping cores for sequential acceleration by Karpuzcu, Ulya R., Greskamp, Brian, Torrellas, Josep

“…Many-core scaling now faces a power wall. The gap between the number of cores that fit on a die and the number that can operate simultaneously under the power…”
Get full text

Blueshift: Designing processors for timing speculation from the ground up by Greskamp, B., Lu Wan, Karpuzcu, U.R., Cook, J.J., Torrellas, J., Deming Chen, Zilles, C.

“…Several recent processor designs have proposed to enhance performance by increasing the clock frequency to the point where timing faults occur, and by adding…”
Get full text

Threshold Voltage Variation Effects on Aging-Related Hard Failure Rates by Greskamp, Brian, Sarangi, Smruti R., Torrellas, Josep

“…This paper quantifies the impact of threshold voltage variation on aging-related hard failure rates in a high-performance 65nm processor. Simulations show that…”
Get full text

CADRE: Cycle-Accurate Deterministic Replay for Hardware Debugging by Sarangi, S.R., Greskamp, B., Torrellas, J.

“…One of the main reasons for the difficulty of hardware verification is that hardware platforms are typically nondeterministic at clock-cycle granularity…”
Get full text

LeadOut: Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores by Greskamp, Brian, Karpuzcu, Ulya R, Torrellas, Josep

“…Despite the ubiquity of multicores, it is as important as ever to deliver high single-thread performance. An appealing way to accomplish this is by shutting…”
Get full text

The Specialized High-Performance Network on Anton 3 by Shim, Keun Sup, Greskamp, Brian, Towles, Brian, Edwards, Bruce, Grossman, J. P, Shaw, David E

“…Molecular dynamics (MD) simulation, a computationally intensive method that provides invaluable insights into the behavior of biomolecules, typically requires…”
Get full text

Improving per-thread performance on CMPs through timing speculation by Greskamp, Brian L

“…The future of performance scaling lies in massively parallel workloads, but less-parallel applications remain important. Unfortunately, future process…”
Get full text

Online architectures: A theoretical formulation and experimental prototype by Sass, Ron, Greskamp, Brian, Leonard, Brian, Young, Jeff, Beeravolu, Srinivas

“…This article describes a class of reconfigurable computing system called online architectures. These architectures use an online algorithm to make run-time…”
Get full text

Filtering, Reductions and Synchronization in the Anton 2 Network by Grossman, J. P., Towles, Brian, Greskamp, Brian, Shaw, David E.

“…Parallel implementations of molecular dynamics (MD) simulation require significant inter-node communication, but off-chip communication bandwidth is not…”
Get full text

The ΛNTON 3 ASIC: a Fire-Breathing Monster for Molecular Dynamics Simulations by Adams, Peter J., Batson, Brannon, Bell, Alistair, Bhatt, Jhanvi, Butts, J. Adam, Correia, Timothy, Edwards, Bruce, Feldmann, Peter, Fenton, Christopher H., Forte, Anthony, Gagliardo, Joseph, Gill, Gennette, Gorlatova, Maria, Greskamp, Brian, Grossman, J.P., Hunt, Jeremy, Jackson, Bryan L., Kirk, Mollie M., Kuskin, Jeffrey S., Mader, Roy J., McGowen, Richard, McLaughlin, Adam, Moraes, Mark A., Nasr, Mohamed, Nociolo, Lawrence J., O'Donnell, Lief, Parker, Andrew, Peticolas, Jon L., Quan, Terry, Schwink, T. Carl, Shim, Keun Sup, Siddique, Naseer, Spengler, Jochen, Theobald, Michael, Towles, Brian, Vick, William, Wang, Stanley C., Wazlowski, Michael, Weingarten, Madeleine J., Williams, John M., E.Shaw, David

“…* Understand biomolecular systems through their motions *Numerical integration of Newton's laws of motion - Model atoms as point masses - Compute forces on…”
Get full text

Improving per-thread performance on CMPs through timing speculation by Greskamp, Brian L

“…The future of performance scaling lies in massively parallel workloads, but less-parallel applications remain important. Unfortunately, future process…”
Get full text

The ANTON 2 chip a second-generation ASIC for molecular dynamics

“…This article consists of a collection of slides from the author's conference presentation on the special features, supercomputing capabilities; system design…”
Get full text

A Model for Timing Errors in Processors with Parameter Variation by Sarangi, S.R., Greskamp, B., Torrellas, J.

“…Parameter variation in integrated circuits causes sections of a chip to be slower than others. To prevent any resulting timing errors, designers have…”
Get full text

Estimating design time for system circuits by Bazeghi, Cyrus, Mesa-Martinez, Francisco J., Greskamp, Brian, Torrellas, Josep, Renau, Jose

“…System design complexity is growing rapidly. As a result, current development costs are constantly increasing. It is becoming increasingly difficult to…”
Get full text

A virtual machine for merit-based runtime reconfiguration by Greskamp, B., Sass, R.

“…This work advocates a merit-based reconfiguration policy. In the merit-based approach, each kernel that has a hardware implementation also has a software…”
Get full text