Search Results - "Garros, Xavier"
-
1
A Complete Characterization and Modeling of the BTI-Induced Dynamic Variability of SRAM Arrays in 28-nm FD-SOI Technology
Published in IEEE transactions on electron devices (01-12-2014)“…In this paper, we present for the first time a direct measurement procedure to characterize the bias temperature instability (BTI)-induced dynamic variability…”
Get full text
Journal Article -
2
Frequency characterization and modeling of interface traps in HfSixOy/HfO2 gate dielectric stack from a capacitance point-of-view
Published in Applied physics letters (28-10-2002)“…A time-resolved analysis of the capacitance–voltage (C–V) technique and an inverse modeling approach have been developed to determine the energy distribution…”
Get full text
Journal Article -
3
A New Direct Measurement Method of Time Dependent Dielectric Breakdown at High Frequency
Published in IEEE electron device letters (01-10-2020)“…A novel technique is presented for a direct evaluation of oxide breakdown under AC stress at high frequencies up to 500MHz. It relies on a RF setup, which…”
Get full text
Journal Article -
4
Characterization and modeling of dynamic variability induced by BTI in nano-scaled transistors
Published in Microelectronics and reliability (01-01-2018)“…In this paper, dynamic variability (DV) induced by BTI is deeply investigated in nano-scaled devices by means of statistical measurements and modeling. The…”
Get full text
Journal Article -
5
Impact of gate impedance on dielectric breakdown evaluation for 28 nm FDSOI transistors
Published in Microelectronic engineering (25-06-2017)“…In this paper, we studied the influence of adding gate impedance (Rg) on the breakdown reliability of 28 nm Fully-Depleted Silicon-On-Insulator (FDSOI)…”
Get full text
Journal Article -
6
Impact of gate impedance on dielectric breakdown evaluation for 28nm FDSOI transistors
Published in Microelectronic engineering (25-06-2017)“…In this paper, we studied the influence of adding gate impedance (Rg) on the breakdown reliability of 28nm Fully-Depleted Silicon-On-Insulator (FDSOI)…”
Get full text
Journal Article -
7
Modeling the Dynamic Variability Induced by Charged Traps in a Bilayer Gate Oxide
Published in IEEE transactions on electron devices (01-02-2015)“…In this paper, we revisit the classic single layer defect centric model (DCM), largely used in reliability studies, in the more realistic case of bilayer gate…”
Get full text
Journal Article -
8
Impact of Single Charge Trapping on the Variability of Ultrascaled Planar and Trigate FDSOI MOSFETs: Experiment Versus Simulation
Published in IEEE transactions on electron devices (01-08-2013)“…The impact of single charge trapping on the threshold voltage Vt of ultrascaled fully depleted silicon-on-insulator transistors is investigated through dynamic…”
Get full text
Journal Article -
9
Fast Measurement of BTI on 28nm Fully Depleted Silicon-On-Insulator MOSFETs at Cryogenic Temperature down to 4K
Published in 2022 IEEE International Reliability Physics Symposium (IRPS) (01-03-2022)“…We report preliminary results on bias temperature instabilities (BTI) on 28FDSOI MOS transistors from 300K to 4K with ultra-fast measurements. Common models…”
Get full text
Conference Proceeding -
10
A Methodology to Address RF Aging of 40nm CMOS PA Cells Under 5G mmW Modulation Profiles
Published in 2024 IEEE International Reliability Physics Symposium (IRPS) (14-04-2024)“…A simplified methodology to link CW (Continuous Wave) RF stresses to complex mission profiles is presented in order to compare the lifetimes of different 40nm…”
Get full text
Conference Proceeding -
11
New insight on the geometry dependence of BTI in 3D technologies based on experiments and modeling
Published in 2017 Symposium on VLSI Technology (01-06-2017)“…In this paper we deeply investigate the dependence of BTI with transistor scaling. Unlike PBTI, NBTI is strongly enhanced in narrow devices like Nanowire or…”
Get full text
Conference Proceeding -
12
Ultra-fast CV methods (< 10µs) for interface trap spectroscopy and BTI reliability characterization using MOS capacitors
Published in 2022 IEEE International Reliability Physics Symposium (IRPS) (01-03-2022)“…Two Ultra-Fast capacitance characterization methods based on the displacement current measure are explored for MOS capacitance devices. The first method…”
Get full text
Conference Proceeding -
13
Noise-induced dynamic variability in nano-scale CMOS SRAM cells
Published in 2016 46th European Solid-State Device Research Conference (ESSDERC) (01-09-2016)“…The lack of dynamic stability in memory circuits such as the Static Random Access Memory can lead to read/write failures or power supply limitations. In this…”
Get full text
Conference Proceeding -
14
Methodology for Active Junction Profile Extraction in thin film FD-SOI Enabling performance driver identification in 500°C devices for 3D sequential integration
Published in 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (12-06-2022)“…We present, for the first time, a new CV based technique to extract the Active Dopant Profile under the spacer in thin film FDSOI devices (CV-AJP). The…”
Get full text
Conference Proceeding -
15
Effect of La and Al addition used for threshold voltage shift on the BTI reliability of HfON-based FDSOI MOSFETs
Published in 2017 IEEE International Reliability Physics Symposium (IRPS) (01-04-2017)“…In this paper, the Bias Temperature Instability effects of Lanthanum (La) and Aluminum (Al) incorporation, used for threshold voltage adjustment by dipole…”
Get full text
Conference Proceeding -
16
Precise EOT regrowth extraction enabling performance analysis of low temperature extension first devices
Published in 2017 47th European Solid-State Device Research Conference (ESSDERC) (01-09-2017)“…3D sequential integration requires top FETs processing with a low thermal budget (500°C). The analysis of the origin of the performance difference between Low…”
Get full text
Conference Proceeding -
17
CMOS VT characterization by capacitance measurements in FDSOI PIN gated diodes
Published in 2014 44th European Solid State Device Research Conference (ESSDERC) (01-09-2014)“…We present a powerful technique for the characterization of FDSOI devices. For example, in CMOS designs, the evaluation of threshold voltage for N and also…”
Get full text
Conference Proceeding -
18
-
19
Multi-Channel Field-Effect Transistor (MCFET)-Part II: Analysis of Gate Stack and Series Resistance Influence on the MCFET Performance
Published in IEEE transactions on electron devices (01-06-2009)“…Three-dimensional multi-channel field-effect transistor (MCFET) gate stack and series resistance are investigated and optimized by specifically developed…”
Get full text
Journal Article -
20
Investigation of hafnium-aluminate alloys in view of integration as interpoly dielectrics of future Flash memories
Published in Solid-state electronics (01-11-2007)“…In this paper, we evaluate the potentialities of hafnium-aluminates (HfAlO) materials as possible candidates for the interpoly dielectrics of future Flash…”
Get full text
Journal Article Conference Proceeding