Search Results - "Fey, Dietmar"

Refine Results
  1. 1

    Comparison of common parallel architectures for the execution of the island model and the global parallelization of evolutionary algorithms by Limmer, Steffen, Fey, Dietmar

    Published in Concurrency and computation (10-05-2017)
    “…Summary Evolutionary algorithms are one of the most popular forms of optimization algorithms. They are comparatively easy to use and were successfully employed…”
    Get full text
    Journal Article
  2. 2
  3. 3

    RISC-V3: A RISC-V Compatible CPU With a Data Path Based on Redundant Number Systems by Reichenbach, Marc, Knodtel, Johannes, Rachuj, Sebastian, Fey, Dietmar

    Published in IEEE access (2021)
    “…Redundant number systems (RNS) are a well-known technique to speed up arithmetic circuits. However, in a complete CPU, arithmetic circuits using RNS were only…”
    Get full text
    Journal Article
  4. 4

    TReMo+: Modeling Ternary and Binary ReRAM-Based Memories With Flexible Write-Verification Mechanisms by Hosseinzadeh, Shima, Biglari, Mehrdad, Fey, Dietmar

    Published in Frontiers in nanotechnology (08-12-2021)
    “…Non-volatile memory (NVM) technologies offer a number of advantages over conventional memory technologies such as SRAM and DRAM. These include a smaller area…”
    Get full text
    Journal Article
  5. 5

    Disjoint Sum of Products by Orthogonalizing Difference-Building ⴱ by Can, Yavuz, Yaz, Önder, Fey, Dietmar

    Published in Open Engineering (Warsaw) (03-07-2020)
    “…The orthogonalization of Boolean functions in disjunctive form, that means a Boolean function formed by sum of products, is a classical problem in the Boolean…”
    Get full text
    Journal Article
  6. 6

    Case study on memristor‐based multilevel memories by Soell, Christopher, Reichenbach, Marc, Roeber, Juergen, Hagelauer, Amelie, Weigel, Robert, Fey, Dietmar

    “…Summary In this work, the benefits of memristor‐based multilevel memories are described along with their design problems. Starting with measurements of…”
    Get full text
    Journal Article
  7. 7

    A Framework for Ultra Low-Power Hardware Accelerators Using NNs for Embedded Time Series Classification by Reiser, Daniel, Reichel, Peter, Pechmann, Stefan, Mallah, Maen, Oppelt, Maximilian, Hagelauer, Amelie, Breiling, Marco, Fey, Dietmar, Reichenbach, Marc

    “…In embedded applications that use neural networks (NNs) for classification tasks, it is important to not only minimize the power consumption of the NN…”
    Get full text
    Journal Article
  8. 8

    Memristoren für zukünftige Rechnersysteme by Fey, Dietmar, Karl, Wolfgang, Ungerer, Theo

    Published in Informatik-Spektrum (2020)
    “…Zusammenfassung Als Memristor bezeichnet man eine Klasse von elektronischen Zweitor-Bauelementen, deren Strom-/Spannungsverlauf eine zumeist durch den…”
    Get full text
    Journal Article
  9. 9
  10. 10

    FREACSIM - A Framework for Creating and Simulating Real-Time Capable Network on Chip Systems and Applications by Schönwetter, Dominik, Veldema, Ronald, Fey, Dietmar

    “…This paper presents the new Framework for Real-time capable Embedded system and ArChitecture SIMulation (FREACSIM), a highly configurable full-system…”
    Get full text
    Journal Article
  11. 11

    Hardware-software co-simulation for medical X-ray control units by Kleinert, Bruno, Rahimi, Gholam Reza, Reichenbach, Marc, Fey, Dietmar

    “…In this paper we present our solution to master the complex- ity of product adaption cycles of a medical X-ray control unit. We present the real hardware and…”
    Get full text
    Journal Article
  12. 12

    ExTern: Boosting RISC-V core performance using ternary encoding by EbrahimiAzandaryani, Farhad, Fey, Dietmar

    Published in Microprocessors and microsystems (01-06-2024)
    “…This paper presents an effective μ-architectural design method, called ExTern, to enhance the performance of a RISC-V processor experiencing computation…”
    Get full text
    Journal Article
  13. 13

    A Modeling Methodology for Resistive RAM Based on Stanford-PKU Model With Extended Multilevel Capability by Reuben, John, Fey, Dietmar, Wenger, Christian

    “…Modeling of resistive RAMs (RRAMs) is a herculean task due to its non-linearity. While the exigent need for a model has motivated research groups to formulate…”
    Get full text
    Journal Article
  14. 14

    Incorporating Variability of Resistive RAM in Circuit Simulations Using the Stanford-PKU Model by Reuben, John, Biglari, Mehrdad, Fey, Dietmar

    “…Intrinsic variability observed in resistive-switching devices (cycle-to-cycle and device-to-device) is widely recognised as a major hurdle for widespread…”
    Get full text
    Journal Article
  15. 15

    Memristors divide to conquer device variability by Fey, Dietmar

    Published in Nature electronics (01-08-2018)
    “…A memory cell design based on two memristors and one minimum-sized transistor can nullify parasitic currents, device-to-device variations and cycle-to-cycle…”
    Get full text
    Journal Article
  16. 16

    HyFAR: A hypervisor-based fault tolerance approach for heterogeneous automotive real-time systems by Lex, Johannes, Ulrich, Margull, Mader, Ralph, Fey, Dietmar

    Published in Journal of systems architecture (01-11-2024)
    “…Fault tolerance is a key aspect for fully autonomous vehicles, as there is no human driver available to take control of the vehicle as a backup. Such…”
    Get full text
    Journal Article
  17. 17

    An extended analysis of memory hierarchies for efficient implementations of image processing applications by Hartmann, Christian, Fey, Dietmar

    Published in Journal of real-time image processing (01-03-2018)
    “…Through continued miniaturization of electronic devices embedded smart cameras are steadily becoming more and more important. The reduction of the camera size…”
    Get full text
    Journal Article
  18. 18

    Special issue on heterogeneous real-time image processing by Fey, Dietmar, Hannig, Frank

    Published in Journal of real-time image processing (01-03-2018)
    “…Another trend is to use new 3D integrated circuit technologies that allow for tighter integration of processor cores, memory, and sensors to reduce…”
    Get full text
    Journal Article
  19. 19

    Reducing Hibernation Energy and Degradation in Bipolar ReRAM-Based Non-Volatile Processors by Biglari, Mehrdad, Lieske, Tobias, Fey, Dietmar

    “…ReRAM-based Non-Volatile Flip-Flops (NVFFs) enable instant hibernation and zero-leakage sleep modes that are highly desired in energy harvesting and…”
    Get full text
    Journal Article
  20. 20

    Advancing Compilation of DNNs for FPGAs Using Operation Set Architectures by Ringlein, Burkhard, Abel, Francois, Diamantopoulos, Dionysios, Weiss, Beat, Hagleitner, Christoph, Fey, Dietmar

    Published in IEEE computer architecture letters (01-01-2023)
    “…The slow-down of technology scaling combined with the exponential growth of modern machine learning and artificial intelligence models has created a demand for…”
    Get full text
    Journal Article