Search Results - "Feliu, Josué"

Speculative inter-thread store-to-load forwarding in SMT architectures by Feliu, Josué, Ros, Alberto, Acacio, Manuel E., Kaxiras, Stefanos

“…Applications running on out-of-order cores have benefited for decades of store-to-load forwarding which accelerates communication of store values to loads of…”
Get full text

DeepP: Deep Learning Multi-Program Prefetch Configuration for the IBM POWER 8 by Lurbe, Manel, Feliu, Josue, Petit, Salvador, Gomez, Maria E., Sahuquillo, Julio

“…Current multi-core processors implement sophisticated hardware prefetchers, that can be configured by application (PID), to improve the system performance…”
Get full text

Perf&Fair: A Progress-Aware Scheduler to Enhance Performance and Fairness in SMT Multicores by Feliu, Josue, Sahuquillo, Julio, Petit, Salvador, Duato, Jose

“…Nowadays, high performance multicore processors implement multithreading capabilities. The processes running concurrently on these processors are continuously…”
Get full text

Cloud White: Detecting and Estimating QoS Degradation of Latency-Critical Workloads in the Public Cloud by Pons, Lucía, Feliu, Josué, Sahuquillo, Julio, Gómez, María E., Petit, Salvador, Pons, Julio, Huang, Chaoyi

“…The increasing popularity of cloud computing has forced cloud providers to build economies of scale to meet the growing demand. Nowadays, data-centers include…”
Get full text

Effect of Hyper-Threading in Latency-Critical Multithreaded Cloud Applications and Utilization Analysis of the Major System Resources by Pons, Lucía, Feliu, Josué, Puche, José, Huang, Chaoyi, Petit, Salvador, Pons, Julio, Gómez, María E., Sahuquillo, Julio

“…Multithreaded latency-critical applications represent an important subset of workloads running on public cloud systems. Most of these systems deploy powerful…”
Get full text

Designing lab sessions focusing on real processors for computer architecture courses: A practical perspective by Feliu, Josué, Sahuquillo, Julio, Petit, Salvador

“…Computer architecture courses typically include lab sessions to reinforce, from a practical perspective, concepts and architectural mechanisms studied in…”
Get full text

Improving IBM POWER8 Performance Through Symbiotic Job Scheduling by Feliu, Josue, Eyerman, Stijn, Sahuquillo, Julio, Petit, Salvador, Eeckhout, Lieven

“…Symbiotic job scheduling, i.e., scheduling applications that co-run well together on a core, can have a considerable impact on the performance of processors…”
Get full text

Thread-to-Core Allocation in ARM Processors Building Synergistic Pairs by Navarro, Marta, Feliu, Josue, Petit, Salvador, Gomez, Maria E., Sahuquillo, Julio

“…Simultaneous multithreading (SMT) processors can present significant throughput improvements over single-threaded (ST) processors thanks to sharing internal…”
Get full text

Cache-Hierarchy Contention-Aware Scheduling in CMPs by Feliu, Josue, Petit, Salvador, Sahuquillo, Julio, Duato, Jose

“…To improve chip multiprocessor (CMP) performance, recent research has focused on scheduling strategies to mitigate main memory bandwidth contention. Nowadays,…”
Get full text

Rebasing Microarchitectural Research with Industry Traces by Feliu, Josue, Perais, Arthur, Jimenez, Daniel A., Ros, Alberto

“…Microarchitecture research relies on performance models with various degrees of accuracy and speed. In the past few years, one such model, ChampSim, has…”
Get full text

Thread Isolation to Improve Symbiotic Scheduling on SMT Multicore Processors by Feliu, Josue, Sahuquillo, Julio, Petit, Salvador, Eeckhout, Lieven

“…Resource sharing is a critical issue in simultaneous multithreading (SMT) processors as threads running simultaneously on an SMT core compete for shared…”
Get full text

VMT: Virtualized Multi-Threading for Accelerating Graph Workloads on Commodity Processors by Feliu, Josue, Naithani, Ajeya, Sahuquillo, Julio, Petit, Salvador, Qureshi, Moinuddin, Eeckhout, Lieven

“…Modern-day graph workloads operate on huge graphs through pointer chasing which leads to high last-level cache (LLC) miss rates and limited memory-level…”
Get full text

Bandwidth-Aware Dynamic Prefetch Configuration for IBM POWER8 by Navarro, Carlos, Feliu, Josue, Petit, Salvador, Gomez, Maria E., Sahuquillo, Julio

“…Advanced hardware prefetch engines are being integrated in current high-performance processors. Prefetching can boost the performance of most applications,…”
Get full text

SYNPA: SMT Performance Analysis and Allocation of Threads to Cores in ARM Processors by Navarro, Marta, Feliu, Josué, Petit, Salvador, Gómez, María E, Sahuquillo, Julio

“…Simultaneous multithreading processors improve throughput over single-threaded processors thanks to sharing internal core resources among instructions from…”
Get full text

Bandwidth-Aware On-Line Scheduling in SMT Multicores by Feliu, Josue, Sahuquillo, Julio, Petit, Salvador, Duato, Jose

“…The memory hierarchy plays a critical role on the performance of current chip multiprocessors. Main memory is shared by all the running processes, which can…”
Get full text

Precise Runahead Execution by Naithani, Ajeya, Feliu, Josue, Adileh, Almutaz, Eeckhout, Lieven

“…Runahead execution improves processor performance by accurately prefetching long-latency memory accesses. When a long-latency load causes the instruction…”
Get full text

CELLO: Compiler-Assisted Efficient Load-Load Ordering in Data-Race-Free Regions by Singh, Sawan, Feliu, Josue, Acacio, Manuel E., Jimborean, Alexandra, Ros, Alberto

“…Efficient Total Store Order (TSO) implementations allow loads to execute speculatively out-of-order. To detect order violations, the load queue (LQ) holds all…”
Get full text

Precise Runahead Execution by Naithani, Ajeya, Feliu, Josue, Adileh, Almutaz, Eeckhout, Lieven

“…Runahead execution improves processor performance by accurately prefetching long-latency memory accesses. When a long-latency load causes the instruction…”
Get full text

Understanding Cache Hierarchy Contention in CMPs to Improve Job Scheduling by Feliu, J., Sahuquillo, J., Petit, S., Duato, J.

“…In order to improve CMP performance, recent research has focused on scheduling to mitigate contention produced by the limited memory bandwidth. Nowadays,…”
Get full text

Understanding Cloud Workloads Performance in a Production like Environment by Pons, Lucia, Feliu, Josué, Puche, José, Huang, Chaoyi, Petit, Salvador, Pons, Julio, Gómez, María E, Sahuquillo, Julio

“…Understanding inter-VM interference is of paramount importance to provide a sound knowledge and understand where performance degradation comes from in the…”
Get full text