Modelling, Simulation and Code Generation for Electronic Railway Interlocking Systems

Modelling, Simulation and Code Generation for Electronic Railway Interlocking Systems

Electronic railway interlockings are critical embedded systems which control the safe operation of train signals. Due to the broad variety of railway network topologies and the high functional safety level required, a flexible solution is needed, capable of taking formal requirements and implementin...

Full description

Saved in:
Bibliographic Details
Published in:Revista IEEE América Latina Vol. 19; no. 1; pp. 155 - 162
Main Authors: Ghignone, Ramiro Adrian, Falco, Cristian Federico, Larosa, Facundo Santiago, Mendes Gouveia, Hernan Pablo, Chang, Leandro Alejandro, Menendez, Martin Nicolas, Lutenberg, Ariel
Format: Journal Article
Language:English
Published: Los Alamitos IEEE 01-01-2021
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:
Atmospheric modeling
Automatic Code Generation
Automatic control
Critical Systems
Embedded systems
Field programmable gate arrays
FPGA
Functional Safety
Graphical user interface
Integrated circuit modeling
Locking
Microcontrollers
Network topologies
Object Oriented Programming
Programming languages
Rail transportation
Railway Interlocking
Safety
Silicon compounds
Software
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Electronic railway interlockings are critical embedded systems which control the safe operation of train signals. Due to the broad variety of railway network topologies and the high functional safety level required, a flexible solution is needed, capable of taking formal requirements and implementing them accordingly to the required application. The scope of this work is to present an approach in which an automatic code generator transforms the control tables which describe the interlocking logic into functional units written in different programming languages like C or VHDL. The generated code allows its implementation in an embedded system based in a FPGA or a microcontroller. In addition, the project contains a graphical user interface to draw and simulate the behavior of the generated model for verification purposes. The developed tool comprises the entire design flow for interlocking systems and presentes several advantages when compared to previous works.
ISSN:1548-0992
1548-0992
DOI:10.1109/TLA.2021.9423859