Search Results - "Euro ASIC '91"

A temperature and voltage measurement cell for VLSI circuits by Quenot, G.M., Paris, N., Zavidovique, B.

“…A temperature and voltage measurement cell (TVM cell) for VLSI circuits has been developed. It requires less than 1 mm/sup 2/ of core area (for a 2 mu m CMOS…”
Get full text

Automatic synthesis of Boolean functions on Xilinx and Actel programmable devices by Sicard, P., Crastes, M., Sakouti, K., Saucier, G.

“…Synthesis methods for two types of programmable devices Xilinx and Actel are presented. The optimization criterion is first the critical path of the final…”
Get full text

An image decoding ASIC for space-based applications by Kasle, D.B., DeMicheli, G.

“…The multi-anode microchannel array (MAMA) is a photon counting detector with primarily astronomical applications which decodes the position of an event through…”
Get full text

A genetic algorithm for the routing of VLSI circuits by Geraci, M., Orlando, P., Sorbello, F., Vassallo, G.

“…A channel and switch-box router based on an original and efficient optimization technique is presented. It uses modified Genetic Algorithms (GA) belonging to…”
Get full text

A dedicated circuit for real time motion estimation by Colavin, O., Artieri, A., Naviner, J.-F., Pacalet, R.

“…Presents a circuit dedicated to real-time motion estimation in video compression systems. It computes motion vectors in the range -8/+7 for 8*4n and 16*4n…”
Get full text

An efficient program for logic synthesis of mod-2 sum expressions by Besslich, P.W., Riege, M.W.

“…Resurrected interest in mod-2 sum logic requires efficient algorithms for synthesis of incompletely specified multiple-output functions. The authors report on…”
Get full text

Design of highly reliable VLSI processors incorporating concurrent error detection/correction by Russell, G., Elliott, I.D.

“…The full exploitation of the benefits to be gained by the high packing densities achievable by present day fabrication technologies for VLSI circuits, is…”
Get full text

Flexible datapath compilation for Phideo by van der Werf, A., McSweeney, B.T., van Meerbergen, J.L., Lippens, P.E.R., Verhaegh, W.F.J.

“…Discusses design techniques for datapaths for video applications. Currently, PHIDEO, a silicon compiler for high speed algorithms, is being developed at the…”
Get full text

Algebraic decomposition of MCNC benchmark FSMs for logic synthesis by Muller-Wipperfurth, T., Geiger, M.

“…An interactive application of algebraic structure theory is presented to decompose finite state machines (FSMs) for logic synthesis purposes. Parallel and…”
Get full text

A 16/24-bit DSP-ASIC coprocessor for AC motor modelling by Ovaska, S.J., Vainio, O., Pasanen, J.

“…A discrete-time computational AC motor model is derived and analyzed for the purpose of advanced motor control. The starting point is a continuous-time model…”
Get full text

ASIC cryptographical processor based on DES by Verbauwhede, I., Hoornaert, F., Vandewalle, J., De Man, H.

“…To date, many commercial applications in telecommunications, data transmission and data storage require a high level of cryptographical protection. The ASIC…”
Get full text

Digital speed regulation for a washing machine motor by Ferrer, C., Aguirre, J.M.

“…In this paper a semicustom circuit is presented for the digital regulation of the speed of a washing machine motor. This is a good example of a circuit in…”
Get full text

A digital CMOS fully connected neural network with in-circuit learning capability and automatic identification of spurious attractors by Gascuel, J.-D., Weinfeld, M., Chakroun, S.

“…Describes a completely connected feedback network with 64 binary neurons, using digital CMOS technology. The architecture implements a linear systolic loop, in…”
Get full text

Resource assignment with different target architectures by Mignotte, A., Crastes de Paulet, M.

“…A flexible approach for resource assignment is presented. This approach may be applied to bus based or MUX based target architectures with various options on…”
Get full text

Using a CMOS ASIC technology for the development of an integrated ISFET sensor by Dzahini, K., Gaffiot, F., Le Helley, M.

“…To take advantage of microelectronics, attempts have been made to integrate sensors in silicon and furthermore to accommodate the whole system formed of the…”
Get full text

Processor chip design on submicron ASICs by Schettler, H.

“…The processor chip set of the Low End ES/9000 is implemented on five CMOS VLSI Chips containing 2.8 Million transistors with an effective channel length of 0.5…”
Get full text

KISS-16: realization of a DSP optimized for digital mobile radio systems by Sahm, H., Schuck, J., Ebert, H., Weinsziehr, D., Preissner, J., Mahlich, G.

“…Presents the design strategy applied in order to develop the architecture and to realize an ASIC DSP, which is capable of performing all digital baseband…”
Get full text

CMOS video cameras by Wang, G., Renshaw, D., Denyer, P.B., Lu, M.

“…A single chip CMOS video camera is presented, along with design technique and characterization results. The chip comprises a 312*287 pixel photodiode array…”
Get full text

DSP-ASIC based voltage feedback switching regulator chip for electromechanical contactor by Solanti, P., Karema, T., Tenhunen, H.

“…Industrial power control systems are developed rapidly toward more complex and highly integrated systems. One of the main switching components, an…”
Get full text

A versatile building-block for high-speed current-mode analog ICs by Steck, R.B., Kostka, A., Lehmann, K.

“…A complementary transconductance stage is presented that can be employed as a versatile building block for current-mode as well as for voltage-mode…”
Get full text