Search Results - "Erdmann, Christophe"

A Heterogeneous 3D-IC Consisting of Two 28 nm FPGA Die and 32 Reconfigurable High-Performance Data Converters by Erdmann, Christophe, Lowney, Donnacha, Lynam, Adrian, Keady, Aidan, McGrath, John, Cullen, Edward, Breathnach, Daire, Keane, Denis, Lynch, Patrick, De La Torre, Marites, De La Torre, Ronnie, Peng Lim, Collins, Anthony, Farley, Brendan, Madden, Liam

“…A reconfigurable heterogeneous 3D-IC is assembled from two 28 nm FPGA die with 580 k logic cells and two 65 nm mixed signal die on a 65 nm interposer in a 35…”
Get full text

Comparison of High-Order Programmable Mismatch Shaping Bandpass DEM Implementations Applicable to Nyquist-Rate D/A Converters by Mehta, Shantanu, Pelliconi, Roberto, Erdmann, Christophe, O'Brien, Vincent, Mullane, Brendan

“…Non-shaping dynamic element matching (DEM) randomization schemes are widely adopted for wideband Nyquist-rate digital-to-analog converters (DACs) within…”
Get full text

An All-Programmable 16-nm RFSoC for Digital-RF Communications by Farley, Brendan, McGrath, John, Erdmann, Christophe

“…The Xilinx RFSoC is the first product to integrate cutting-edge RF data converters with an FPGA SoC. This breakthrough integration delivers a dramatic…”
Get full text

Optimal Driving Signal Extraction for Maximum Efficiency of Dual-Input High Power Amplifiers by Barradas, Filipe M., Nunes, Luis C., Pedro, Jose C., Erdmann, Christophe

“…Dual-input single-output (DISO) radio frequency (RF) power amplifiers (PAs) have gathered significant interest for highly efficient amplification of modulated…”
Get full text

A Robust Search Algorithm of Optimal Driving Signals for Dual-Input High Power Amplifiers by Barradas, Filipe M., Nunes, Luis C., Pedro, Jose C., Erdmann, Christophe

“…This work proposes a robust algorithm to find the optimal driving signals of dual-input single-output Radio Frequency Power Amplifiers with minimal prior…”
Get full text

A 7.4-to-14GHz PLL with 54fsrms jitter in 16nm FinFET for integrated RF-data-converter SoCs by Turker, Didem, Bekele, Ade, Upadhyaya, Parag, Verbruggen, Bob, Ying Cao, Shaojun Ma, Erdmann, Christophe, Farley, Brendan, Frans, Yohan, Ken Chang

“…Direct-RF data converters [1,2] have seen increased adoption in remote-radio-head TX and RX, due to their unparalleled bandwidth and flexibility. However,…”
Get full text

A Higher-Order Programmable Amplitude and Timing Error Shaping Bandpass DEM for Nyquist-Rate D/A Converters by Mehta, Shantanu, Mullane, Brendan, O'Brien, Vincent, Pelliconi, Roberto, Erdmann, Christophe

“…This paper presents a programmable amplitude and timing error shaping bandpass dynamic- element-matching (DEM) for Nyquist-rate D/A converters. Amplitude and…”
Get full text

16.1 A 13b 4GS/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC by Vaz, Bruno, Lynam, Adrian, Verbruggen, Bob, Laraba, Asma, Mesadri, Conrado, Boumaalif, Ali, Mcgrath, John, Kamath, Umanath, De Le Torre, Ronnie, Manlapat, Alvin, Breathnach, Daire, Erdmann, Christophe, Farley, Brendan

“…In recent years, the need for high performance RF sampling ADCs has driven impressive developments of pipelined-SAR and pipelined ADCs, all supported by…”
Get full text

16.3 A 330mW 14b 6.8GS/s dual-mode RF DAC in 16nm FinFET achieving −70.8dBc ACPR in a 20MHz channel at 5.2GHz by Erdmann, Christophe, Cullen, Edward, Brouard, Damien, Pelliconi, Roberto, Verbruggen, Bob, Mcgrath, John, Collins, Diarmuid, De La Torre, Marites, Gay, Pierrick, Lynch, Patrick, Peng Lim, Collins, Anthony, Farley, Brendan

“…Direct-RF synthesis has gained increasing attention in recent years [1] [2] as it simplifies the transmitter system by eliminating the intermediate frequency…”
Get full text

6.3 A Heterogeneous 3D-IC consisting of two 28nm FPGA die and 32 reconfigurable high-performance data converters by Erdmann, Christophe, Lowney, Donnacha, Lynam, Adrian, Keady, Aidan, McGrath, John, Cullen, Edward, Breathnach, Daire, Keane, Denis, Lynch, Patrick, De La Torre, Marites, De La Torre, Ronnie, Peng Lim, Collins, Anthony, Farley, Brendan, Madden, Liam

“…Data converters are required to interface digital processing engines, for example FPGAs, to the real world. Data conversion is typically accomplished using…”
Get full text

A Wideband 6th Order Programmable Bandpass DEM Implementation for a Nyquist DAC by Mehta, Shantanu, Mullane, Brendan, O'Brien, Vincent, Pelliconi, Roberto, Erdmann, Christophe

“…This paper presents a 6 th order programmable bandpass dynamic-element-matching (DEM) that shapes the static mismatch error of a Nyquist DAC for any choice of…”
Get full text

A modular 16NM Direct-RF TX/RX Embedding 9GS/S DAC and 4.5GS/S ADC with 90DB Isolation and Sub-80PS Channel Alignment for Monolithic Integration in 5G Base-Station SoC by Erdmann, Christophe, Verbruggen, Bob, Vaz, Bruno, Pelliconi, Roberto, Mcgrath, John, Kinnerk, Ryan, De La Torre, Ronnie, O'Dwyer, John, Lynch, Pat, Kelly, Padraig, Lim, Peng, Breathnach, Daire, Farley, Brendan

“…This work presents direct-RF TX/RX modular tiles for monolithic integration in 16nm FinFET. The TX tile embeds 4 baseband-to-RF signal chains with 14-bit 9GS/s…”
Get full text

A 13Bit 5GS/S ADC with Time-Interleaved Chopping Calibration in 16NM FinFET by Vaz, Bruno, Verbruggen, Bob, Erdmann, Christophe, Collins, Diarmuid, Mcgrath, John, Boumaalif, Ali, Cullen, Edward, Walsh, Darragh, Morgado, Alonso, Mesadri, Conrado, Long, Brian, Pathepuram, Rajitha, De La Torre, Ronnie, Manlapat, Alvin, Karyotis, Georgios, Tsaliagos, Dimitris, Lynch, Patrick, Peng Lim, Breathnach, Daire, Farley, Brendan

“…A 13bit 5GS/s time-interleaved ADC is described which uses a chopping technique to reduce the effect of interleaved flicker noise spectral artefacts and to…”
Get full text

A programmable RFSoC in 16nm FinFET technology for wideband communications by Farley, Brendan, Boumaalif, Ali, Lynch, Patrick, Mesadri, Conrado, Melinn, David, Yap, Kwee Peng, Madden, Liam, Erdmann, Christophe, Vaz, Bruno, McGrath, John, Cullen, Edward, Verbruggen, Bob, Pelliconi, Roberto, Breathnach, Daire, Lim, Peng

“…In this paper, we present a Programmable SoC device with monolithically integrated RF-ADCs and RF-DACs in a 16nm FinFET process. The device includes quad ARM…”
Get full text

Design and characterization of a high-precision resistor ladder test structure by Tuinhout, H.P., Hoogzaad, G., Vertregt, M., Roovers, R.L.J., Erdmann, C.

“…A new subsite stepped multiresistor test structure is introduced. This test structure is used for studying and improving small resistance mismatch patterns in…”
Get full text