Search Results - "Dutartre, D."
-
1
Scoring Cercospora Leaf Spot on Sugar Beet: Comparison of UGV and UAV Phenotyping Systems
Published in Plant phenomics (01-01-2020)“…Selection of sugar beet (Beta vulgaris L.) cultivars that are resistant to Cercospora Leaf Spot (CLS) disease is critical to increase yield. Such selection…”
Get full text
Journal Article -
2
0.13 \mu m SiGe BiCMOS Technology Fully Dedicated to mm-Wave Applications
Published in IEEE journal of solid-state circuits (01-09-2009)“…This paper presents a complete 0.13 μm SiGe BiCMOS technology fully dedicated to millimeter-wave applications, including a high-speed (230/280 GHz f T /f MAX )…”
Get full text
Journal Article -
3
Mushroom-free selective epitaxial growth of Si, SiGe and SiGe:B raised sources and drains
Published in Solid-state electronics (01-05-2013)“…► Cyclic Selective Epitaxial Growth/Etch (CSEGE) processes. ► “Mushroom-free” Si raised sources and drains; conformal growth along spacers. ► SiGe:B CSEGE:…”
Get full text
Journal Article Conference Proceeding -
4
BEOL Process Effects on ePCM Reliability
Published in IEEE journal of the Electron Devices Society (2022)“…The effect of back-end of line (BEOL) process on cell performance and reliability of Phase-Change Memory embedded in a 28nm FD-SOI platform (ePCM) is…”
Get full text
Journal Article -
5
Improving Ge-rich GST ePCM reliability through BEOL engineering
Published in ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC) (13-09-2021)“…This paper discusses the effect of back-end of line (BEOL) process on cell performance for a Phase-Change Memory embedded in a 28nm FD-SOI platform (ePCM). The…”
Get full text
Conference Proceeding -
6
Silicon-on-Nothing (SON)-an innovative process for advanced CMOS
Published in IEEE transactions on electron devices (01-11-2000)“…A novel CMOS device architecture called silicon on nothing (SON) is proposed, which allows extremely thin (in the order of a few nanometers) buried dielectrics…”
Get full text
Journal Article -
7
230-GHz self-aligned SiGeC HBT for optical and millimeter-wave applications
Published in IEEE journal of solid-state circuits (01-10-2005)“…This paper describes a 230-GHz self-aligned SiGeC heterojunction bipolar transistor developed for a 90-nm BiCMOS technology. The technical choices such as the…”
Get full text
Journal Article Conference Proceeding -
8
Dielectric pockets-a new concept of the junctions for deca-nanometric CMOS devices
Published in IEEE transactions on electron devices (01-08-2001)“…A new concept of dielectric pockets is proposed allowing suppression of short-channel effects (SCEs) and DIBL without increasing the channel doping. The…”
Get full text
Journal Article -
9
A selective epitaxy collector module for high-speed Si/SiGe:C HBTs
Published in Solid-state electronics (01-08-2009)“…This paper presents the results of investigations on high-speed self-aligned Si/SiGe:C HBTs featuring a selective epitaxial growth of the collector. We detail…”
Get full text
Journal Article Conference Proceeding -
10
Low-temperature selective epitaxy of silicon with chlorinated chemistry by RTCVD
Published in Materials science & engineering. B, Solid-state materials for advanced technology (14-02-2002)“…Low-temperature epitaxial depositions are greatly attractive in the way of device fabrication, in order to improve electrical performances of advanced…”
Get full text
Journal Article Conference Proceeding -
11
Emerging silicon-on-nothing (SON) devices technology
Published in Solid-state electronics (01-06-2004)“…In this paper we explain the advantages of very thin layers (in the channel and in the BOX) of the silicon-on-nothing (SON) transistors. Electrical results are…”
Get full text
Journal Article -
12
Folded fully depleted FET using Silicon-On-Nothing technology as a highly W-scaled planar solution
Published in Solid-state electronics (01-07-2009)“…This work proposes a planar fully depleted “folded” technology integrated on bulk substrate as an innovative solution for upcoming low power nodes to enhance…”
Get full text
Journal Article Conference Proceeding -
13
High-Performance High- K/Metal Planar Self-Aligned Gate-All-Around CMOS Devices
Published in IEEE transactions on nanotechnology (01-09-2008)“…By introducing high- K dielectrics and metal gate in our planar self-aligned gate-all-around (GAA) fabrication process, we have successfully fabricated sub-35…”
Get full text
Journal Article -
14
Simultaneous optical measurement of Ge-content and carbon doping in strained epitaxial SiGe films
Published in Applied surface science (31-10-2006)“…We use a novel analytical technique, previously shown to be able to decouple germanium and boron contents, to measure simultaneously the germanium and carbon…”
Get full text
Journal Article Conference Proceeding -
15
A high-speed low 1/f noise SiGe HBT technology using epitaxially-aligned polysilicon emitters
Published in IEEE transactions on electron devices (01-07-1999)“…A 200 mm 0.35 /spl mu/m silicon-germanium heterojunction bipolar transistor (SiGe HBT) technology involving epitaxially-aligned polysilicon emitters is…”
Get full text
Journal Article -
16
Simultaneous optical measurement of Ge content and carbon doping in strained epitaxial SiGe films
Published in Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures (01-09-2005)“…We use an analytical technique, previously shown to be able to decouple germanium and boron contents, to measure simultaneously the germanium and carbon…”
Get full text
Journal Article -
17
Thermal and chemical loading effects in non selective Si/SiGe epitaxy
Published in Materials science & engineering. B, Solid-state materials for advanced technology (14-02-2002)“…Rapid thermal reduced pressure chemical vapour deposition of non-selective Si and SiGe epitaxy is used for the base formation in the fabrication of high…”
Get full text
Journal Article Conference Proceeding -
18
Selective SiGe epitaxy by rtcvd for new device architectures
Published in Materials science & engineering. B, Solid-state materials for advanced technology (14-02-2002)“…CMOS technologies and devices are approaching their theoretical limits such as optical lithography, gate oxide thickness, etc. Consequently, new efforts are…”
Get full text
Journal Article Conference Proceeding -
19
Inelastic electron scattering observation using energy filtered transmission electron microscopy for silicon–germanium nanostructures imaging
Published in Micron (Oxford, England : 1993) (01-01-2003)“…This paper presents a new technique using energy filtered TEM (EFTEM) for inelastic electron scattering contrast imaging of Germanium distribution in Si–SiGe…”
Get full text
Journal Article -
20
Schottky barrier heights of W on Si1-xGex alloys
Published in Applied physics letters (01-11-1993)Get full text
Journal Article